```
1
    `timescale 1ns / 1ps
    2
3
    // File name: topLevelMod.v
                                                                               11
                                                                               //
 4
5
    // Created by
                   Paul Valenzuela on 10/16/19.
                                                                               //
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
6
                                                                               //
7
    //
                                                                               11
8
    //
                                                                               //
9
    //
         In submitting this file for class work at CSULB
                                                                               //
    //
10
         I am confirming that this is my work and the work
                                                                               //
    //
         of no one else. In submitting this code I acknowledge that
11
                                                                               //
12
    //
        plagiarism in student project work is subject to dismissal
                                                                               11
1.3
         from the class
                                                                               //
14
    //***************************//
    //**************************//
15
16
    //
                                topLevelMod.v
17
    //
                                                                               //
    //
18
        The topLevelMod block instantiates all the other blocks and connects
                                                                               11
19
    //
         them in a manner so that they all contribute to the top level design.
                                                                               //
2.0
    //
        Each component is essential and is instantiated at a specific moment in
                                                                               //
2.1
    //
         the execution process
                                                                               //
                                                                               11
22
    //
23
    //
         @input clk, rst, switches[11:0]
                                                                               11
    //
                                                                               11
24
          @output [3:0] vga r, [3:0] vga g, [3:0] vga b, hSync, vSync
25
    //
                                                                               //
    //****************************//
26
27
    module topLevelModule(clk,rst,switches,hSync,vSync, vga b, vga r, vga g, topButton,
    bottomButton);
28
29
       // Input From Nexys A7
30
       input wire clk, rst, topButton, bottomButton;
31
       input wire [11:0] switches;
32
33
       // Output That Designates Which Color To Output
34
       output wire [3:0] vga r, vga g, vga b;
35
36
       // Ouput That Tells Pixels When To Update
37
       output wire hSync, vSync;
38
39
       // Wires That Connect Instantiations
40
       wire mRst, pulse, video on;
41
       wire [9:0] pixel x, pixel y;
42
43
       // Synchronized Reset
44
       AISO mReset(.clk(clk), .rst(rst), .mRst(mRst));
45
46
       // 25MHz Clock Signal
47
       pixelPulse pulser (.clk(clk), .rst(mRst), .pulse(pulse));
48
49
       // VSync Block Used To Synchronize Pixels
50
       vgaLevelMod vgaConnect(.clk(clk), .rst(mRst), .pixel x(pixel x[9:0]),
          .pixel y(pixel y[9:0]), .pulse(pulse), .hSync(hSync), .vSync(vSync),
51
52
          .video on(video on));
53
54
       // PixelGenerator Block That Designates Color Assignment
55
       pixelGenerator generateVGA(.clk(clk), .rst(mRst), .pulse(pulse),
56
          .pixel x(pixel x[9:0]), .pixel y(pixel y[9:0]),
```

Thu Dec 05 14:35:02 2019

topLevelModule.v

```
.switches(switches[11:0]), .video_on(video_on),
.rgb({vga_r[3:0],vga_g[3:0],vga_b[3:0]}), .topButton(topButton), .bottomButton(
    bottomButton));

endmodule

endmodule
```

```
1
    `timescale 1ns / 1ps
    2
3
    // File name: pixelPulse.v
                                                                            11
                                                                            //
 4
5
    // Created by
                                                                             11
                   Paul Valenzuela on 10/16/19.
 6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                             //
7
    //
                                                                            11
8
    //
9
    //
         In submitting this file for class work at CSULB
                                                                             //
    //
10
         I am confirming that this is my work and the work
                                                                             //
         of no one else. In submitting this code I acknowledge that
11
    //
                                                                             //
12
    //
        plagiarism in student project work is subject to dismissal
                                                                             11
1.3
         from the class
                                                                            //
14
    //***************************//
    //*************************//
15
    //
16
                               pixelPulse.v
17
    //
                                                                            //
    //
18
         The pulse block creates a specific 25MHz wide clock pulse signal.
                                                                            //
19
    //
         It accomplishes this by counting up every 1ns all the way to
         3. Once the counter reaches that number, 1 pulse signal is sent out.
2.0
    //
                                                                            //
    //
21
                                                                            //
    //
                                                                            11
22
         @input clk, rst
23
    //
         @output pulse
                                                                            //
24
    //
                                                                            //
    //*****************************//
25
26
    module pixelPulse(clk,rst,pulse);
27
      // Inputs
28
      input clk,rst;
29
30
       // 25MHz Clock Signal Output
31
       output wire pulse;
32
33
       // Registers That Hold Count
34
       reg [1:0] count, nCount;
35
36
       // Flop That Changes Count At Each Rising Edge of Clock
37
38
       always@(posedge clk, posedge rst)
39
         if(rst)
40
            count <= 2'b0;
41
         else
42
            count <= nCount;</pre>
43
44
       // Pulse Output 1 When Pulse == 3
45
       assign pulse = (count == 2'b11);
46
47
       // nCount Resets to 0 When Pulse is On
48
       always @(*)
         nCount = (pulse) ? 2'b0 : count + 2'b1;
49
50
       ///100MHz / 25MHz = 4
51
52
53
    endmodule
54
```

Thu Oct 17 18:20:52 2019

```
1
    `timescale 1ns / 1ps
    2
3
    // File name: AISO.v
                                                                         11
                                                                         //
4
5
    // Created by
                                                                          11
                  Paul Valenzuela on 10/16/19.
6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                          //
7
    //
                                                                          11
8
    //
9
    //
         In submitting this file for class work at CSULB
                                                                          //
    //
         I am confirming that this is my work and the work
10
                                                                          //
    //
         of no one else. In submitting this code I acknowledge that
11
    //
12
        plagiarism in student project work is subject to dismissal
                                                                          11
1.3
         from the class
                                                                         //
14
    //*************************//
    //*************************//
15
    //
16
                             ATSO. V
17
    //
                                                                         //
    //
                                                                         //
18
         The AISO block ensures that all the blocks within the design share a
19
    //
         synchronous reset input. The AISO block works by converting the input
                                                                         //
20
                                                                         //
    //
         of reset into two flops. This makes sure that reset is stable and
                                                                         11
21
    //
        helps prevent metastability
    //
                                                                         //
22
23
    //
         @input clk, rst,
                                                                         11
    //
                                                                         //
24
         @output sRst
25
    //
                                                                         //
    26
27
    module AISO(clk, rst, mRst);
28
29
      // Inputs
30
      input clk, rst;
31
      // Synchonized Reset Output
32
33
      output wire mRst;
34
35
      // Registers That Hold Flop Values
36
      reg q1,q2;
37
38
      // Flop
      always@(posedge clk, posedge rst)
39
40
         if(rst)
           q1 <= 1'b0;
41
42
         else
43
           \{q1,q2\} \leftarrow \{1'b1,q1\};
44
45
      // Output Wire With Inverter
46
      assign mRst = \sim q2;
47
48
49
    endmodule
50
```

```
1
    `timescale 1ns / 1ps
    2
3
    // File name: vgaLevelMod.v
                                                                            11
                                                                            //
4
    // Created by
                                                                            //
5
                   Paul Valenzuela on 10/16/19.
6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                            //
7
    //
                                                                            11
8
    //
                                                                            //
9
    //
         In submitting this file for class work at CSULB
                                                                            //
    //
         I am confirming that this is my work and the work
10
                                                                            //
    //
         of no one else. In submitting this code I acknowledge that
11
                                                                            //
12
    //
        plagiarism in student project work is subject to dismissal
                                                                            11
1.3
         from the class
                                                                            //
14
    //***************************//
    //**************************//
15
16
    //
                               vgeLevelMod.v
17
    //
                                                                            //
    //
                                                                            //
18
         The vgaLevelMod block instantiates the hSync and vSync blocks
19
    //
         in a manner so that they all contribute to the vga level design.
                                                                            //
20
    //
         They help to establish a precise hSync and vSync signal. This module
                                                                            //
         also establishes a video on signal that tells rgb when to output
21
    //
    //
22
    //
                                                                            11
    //
23
         @input clk, rst, pulse
                                                                            //
24
    //
         @output [9:0] pixel x, [9:0] pixel y, hSync, vSync, video on
                                                                            //
25
    //
    26
27
    module vgaLevelMod(clk,rst,pixel x, pixel y, hSync, vSync,pulse,video on);
28
29
       // Inputs from Top Level
30
      input wire clk, rst, pulse;
31
32
       // Wires Between Instantiations
33
      wire hMax, vMax, vOn, hOn;
34
35
      // 10-Bit Output
36
      output wire [9:0] pixel x, pixel y;
37
       // Outputs That Are Sent to Top Module To Refresh Pixels and Turn on RGB
38
39
       output wire hSync, vSync, video on;
40
41
42
43
       // hSync Instantiation
44
       hSync horizontal (.clk(clk), .rst(rst), .count(pixel x[9:0]), .hMax(hMax),
45
          .pixelPulse(pulse), .hSync(hSync), .hOn(hOn));
46
47
       // vSync Instantiation
      vSync vertical (.clk(clk), .rst(rst), .pixelPulse(pulse), .hMax(hMax),
48
         .count(pixel_y[9:0]), .vMax(vMax), .vSync(vSync), .vOn(vOn));
49
50
51
52
       // Video On Depends On hOn and vOn Outputs Being Both On
53
       assign video on = (hOn && vOn) ;
54
55
56
```

topLevelMod.v Thu Oct 17 18:21:32 2019

57 endmodule

58

Thu Oct 17 18:21:48 2019

```
1
    `timescale 1ns / 1ps
    3
    //
                         File name: hSync.v
                                                                             11
    //
                                                                             //
 4
                   Paul Valenzuela on 10/11/19.
                                                                             11
5
    // Created by
6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                             //
7
    //
                                                                             11
8
    //
9
    //
         In submitting this file for class work at CSULB
                                                                             //
    //
10
         I am confirming that this is my work and the work
                                                                             //
    //
         of no one else. In submitting this code I acknowledge that
11
                                                                             //
12
    //
         plagiarism in student project work is subject to dismissal
                                                                             11
1.3
         from the class
                                                                             //
    //***************************//
14
    //**************************//
15
    //
16
                               hSync.v
17
    //
                                                                             //
    //
18
         The hSync block uses a counter that increments at a 25MHz rate.
                                                                             11
19
    //
         This module will output hSync, hMax, and hOn depending on the value of
20
                                                                             //
    //
         the registered counter
    //
                                                                             11
2.1
    //
                                                                             11
22
         @input
                 clk, rst, pixelPulse
23
    //
         @output [9:0] count, hSync, hMax, hOn
                                                                             //
24
    //
                                                                             //
    25
26
    module hSync(clk,rst,pixelPulse,count,hMax,hSync, hOn);
2.7
28
       // Inputs
29
       input wire clk,rst, pixelPulse;
30
       // 10-Bit Output Counter Value
31
32
       output reg [9:0] count;
33
34
       // Ouputs That Depend on the Value of Counter
35
       output wire hMax, hSync, hOn;
36
37
       // Counter Used in Combinational Block
38
       reg [9:0] nCount;
39
40
       // hMax Is On When 800 Reached
       assign hMax = (count == 10'd799);
41
42
43
       // hSync is On When Count Is Not 656-751
44
       assign hSync = \sim ((count >= (10'd656)) \&\& (count <= (10'd751)));
45
46
       // hOn is On When Count Is Less Than 640
47
       assign hOn = (count < (10'd640));
48
49
       // Combinational Block That Decides When To Increment nCount
50
       always@(*)
51
         case({hMax,pixelPulse})
            // When 00 nCount Remains The Same
52
53
            2'b00: nCount = count;
54
            // When pixelPulse, nCount Increments by 1
55
            2'b01: nCount = count + 10'b1;
56
            // When hMax && !pixelPulse, nCount Remains The Same
57
            2'b10: nCount = count;
```

Thu Oct 17 18:21:49 2019

hSync.v

```
58
              // When hMax && pixelPulse, nCount Resets to 0 \,
              2'b11: nCount = 10'b0;
59
60
           endcase
61
62
        //Flop That Increments Count at Rising Clock Edge
63
        always@(posedge clk, posedge rst)
64
           if(rst)
              {count} <= 10'b0;
65
66
           else
67
             {count} <= nCount;
68
69
70
     endmodule
71
```

Thu Oct 17 18:22:03 2019

```
1
    `timescale 1ns / 1ps
    3
    //
                         File name: vSync.v
                                                                            11
    //
                                                                             //
 4
                                                                             11
5
    // Created by
                   Paul Valenzuela on 10/11/19.
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
6
                                                                             //
7
    //
                                                                             11
8
    //
9
    //
         In submitting this file for class work at CSULB
                                                                             //
    //
10
         I am confirming that this is my work and the work
                                                                             //
    //
         of no one else. In submitting this code I acknowledge that
11
                                                                             //
12
    //
        plagiarism in student project work is subject to dismissal
                                                                             11
1.3
         from the class
                                                                             //
14
    //*************************//
    //*************************//
15
    //
16
                               vSync.v
17
    //
                                                                             //
    //
18
         The vSync block uses a counter that increments at a 25MHz rate.
                                                                             11
19
    //
         This module will output vSync, vMax, and vOn depending on the value of
20
                                                                             //
    //
         the registered counter
    //
                                                                             11
2.1
    //
                                                                             //
22
         @input
                 clk, rst, pixelPulse
23
    //
         @output [9:0] count, vSync, vMax, vOn
                                                                            //
24
    //
                                                                             //
    25
26
    module vSync(clk,rst,hMax,count, pixelPulse, vMax,vSync, vOn);
2.7
28
       // Inputs
29
       input clk, rst, hMax, pixelPulse;
30
       // 10-Bit Output, Counter Value
31
32
       output reg [9:0] count;
33
34
       // Ouputs That Depend on the Value of Counter
35
       output wire vMax, vSync, vOn;
36
37
       // Counter Used in Combinational Block
38
       reg [9:0] nCount;
39
40
       //Flop That Increments Count at Rising Clock Edge
41
       always@(posedge clk, posedge rst)
42
         if(rst)
43
            count <= 10'b0;
44
         else
45
            count <= nCount;</pre>
46
47
       // vMax is On When 525 is Reached
48
       assign vMax = (count == 10'd524);
49
50
       // vSync Is On When Count Is Not 490 or 491
51
       assign vSync = \sim ((count == (10'd490)) \mid | (count == (10'd491)));
52
53
       // vOn Is On When Count Is Less Than 480
54
       assign vOn = (count < (10'd480));
55
56
       // Combinational Block That Decides When To Increment nCount
57
       always@(*)
```

Thu Oct 17 18:22:03 2019

```
vSync.v
 58
            case({vMax, (hMax && pixelPulse)})
 59
               // When 00 nCount Remains The Same
                2'b00: nCount = count;
 60
                // When hMax && pixelPulse, nCount Increments by 1
 61
                2'b01: nCount = count + 10'b1;
 62
 63
               // When !(hMax && pixelPulse), nCount Remains the Same
 64
                2'b10: nCount = count;
                // When hMax && pixelPulse && vMax, nCount Resets
 65
                2'b11: nCount = 10'b0;
 66
 67
                default: nCount = 10'b0;
            endcase
 68
 69
 70
 71
      endmodule
 72
```

```
1
    `timescale 1ns / 1ps
    2
3
    //
                         File name: pixelGenerator
                                                                            11
    //
                                                                            //
 4
                                                                            11
5
    // Created by Paul Valenzuela on 10/17/19.
6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                            //
7
    //
                                                                            11
8
    //
                                                                            11
9
    //
         In submitting this file for class work at CSULB
                                                                            //
    //
10
        I am confirming that this is my work and the work
                                                                            //
    //
         of no one else. In submitting this code I acknowledge that
11
                                                                            //
12
    //
        plagiarism in student project work is subject to dismissal
                                                                            11
1.3
         from the class
                                                                            //
14
    //*************************//
    //**************************//
15
    //
16
                               pixelGenerator.v
17
    //
                                                                            //
    //
18
         The pixelGenerator block assigns rgb values depending on values of
                                                                            //
19
    //
         12 switches, the location of the pixels, and video on.
         More specifically, this module creates the shapes of a pong game.
2.0
    //
                                                                            //
2.1
    //
         It also animates the pieces needed to operate a pong game.
                                                                            //
    //
22
                                                                            //
23
    //
                                                                            11
    //
24
         @input clk, rst, pulse, pixel x, pixel y, switches, video on
                                                                            //
25
    //
         @output [11:0] rgb
                                                                            //
26
    //
    2.7
2.8
    module pixelGenerator(clk,rst,pulse, pixel x,pixel y,switches, video on,rgb, topButton
    , bottomButton);
29
30
       // Inputs
31
       input wire clk, rst, pulse, video on, topButton, bottomButton;
32
33
       // 10-Bit Inputs Indicating Pixel Coordinate
34
      input [9:0] pixel x, pixel y;
35
36
       // 12-Bit Switch Input
37
       input [11:0] switches;
38
39
       // 12-Bit RGB Output
       output reg [11:0] rgb;
40
41
42
       // Registered nRGB Value
43
       reg [11:0] nRgb;
44
45
       // Register to Detect Where Paddle Is
46
       reg [9:0] topOfPaddle, nTopOfPaddle;
47
       // Debounced Buttons
48
49
       wire upDetected, downDetected;
50
       // Signal That Tells Pixels When To Update Location
51
52
       wire refesh;
53
54
       // The Farthest The Paddle Can Go On Screen
55
       localparam paddleBottomEdge = 475;
56
       localparam paddleTopEdge = 9;
```

```
57
         // Height of Paddle
 58
 59
         localparam paddleHeight = 40;
 60
         // Sides of Paddle
 61
         localparam paddleLeftSide = 10;
 62
         localparam paddleRightSide = 16;
 63
 64
         // Top Wall Borders
 65
 66
         localparam topWallUpperBorder = 3;
 67
         localparam topWallLowerBorder = 9;
 68
 69
         // Bottom Wall Borders
 70
         localparam bottomWallUpperBorder = 475;
 71
         localparam bottomWallLowerBorder = 481;
 72
 73
         // Right Wall Borders
 74
         localparam rightWallLeftBorder = 624;
 75
         localparam rightWallRightBorder = 630;
 76
 77
         // Borders That Will Indicate Position of Ball
 78
         wire [9:0] ballLeftBorder ;
 79
         wire [9:0] ballRightBorder ;
 80
         wire [9:0] ballUpperBorder ;
         wire [9:0] ballLowerBorder ;
 81
 82
 8.3
         // Dimensions Of Ball
 84
         localparam ballHeight = 5;
 85
         localparam ballWidth = 5;
 86
 87
         // Register Values to Hold Location of Ball
         reg [9:0] ballUpperReg;
 88
 89
         wire [9:0] ballUpperNext;
 90
         reg [9:0] ballRightReg;
 91
         wire [9:0] ballRightNext;
 92
 93
         // Horizontal Velocity of Ball
 94
         reg [9:0] ballXDeltaReg;
 95
         reg [9:0] ballXDeltaNext;
 96
 97
         // Vertical Velocity of Ball
         reg [9:0] ballYDeltaReg;
 98
99
         reg [9:0] ballYDeltaNext;
100
101
         // Pre-Defined Velocities
102
         localparam ballVelocityLeft = -1;
103
         localparam ballVelocityRight = 1;
104
         localparam ballVelocityUp = -1;
105
         localparam ballVelocityDown = 1;
106
107
         // Wire That Indicates When The Pixel is On The Ball Pixel Values
108
         wire ballOn;
109
         // The Ball Lower Border Should Be The Upper Border + The Height
110
111
         assign ballLowerBorder = ballUpperBorder + ballHeight ;
112
113
         // The Pixels Have Reached The Ball Pixels When They Are Within The Ball Borders
```

```
114
         assign ballOn = (pixel x >= ballLeftBorder && pixel x <= ballRightBorder) && (</pre>
      pixel y <= ballLowerBorder && pixel y >= ballUpperBorder);
115
         // The Right Border Will Always Be The Horizontal Reg Value
116
117
         assign ballRightBorder = ballRightReg;
118
         assign ballLeftBorder = ballRightReg - ballWidth;
119
120
         // The Upper Border Will Always Be The Vertical Reg Value
121
         assign ballUpperBorder = ballUpperReg;
122
123
         // The Location Refreshes Everytime the Monitor Refreshes
124
         assign refresh = (pixel y == 481) && (pixel x == 0);
125
126
         // Debounce the Buttons on The Board
127
         debounce up (.clk(clk),.rst(rst),.pulse(pulse),.button(topButton), .yes(upDetected
      ));
128
         debounce down ( .clk(clk),.rst(rst),.pulse(pulse),.button(bottomButton), .yes(
      downDetected));
129
130
         // Flop That Updates rgb on Rising Clock Edge
131
         always @(posedge clk , posedge rst)
132
            if (rst)
133
               nRgb <= 12'b0;
134
            else
135
               nRgb <= switches;
136
137
         // The Paddle Will Get Its Next Value Unless Reset is Active
138
         always @(posedge clk , posedge rst)
139
            if (rst)
140
               topOfPaddle <= 10'd249;
141
            else
142
               topOfPaddle <= nTopOfPaddle;
143
144
         // Combinational Block Telling Paddle Where to Move
145
         always@(*)
146
            case({upDetected, downDetected, refresh})
               // If Refresh Inactive, Paddle Stays In Position
147
148
               3'b000: nTopOfPaddle = topOfPaddle;
149
               3'b001: nTopOfPaddle = topOfPaddle;
150
               3'b010: nTopOfPaddle = topOfPaddle;
               // If Refresh Active and Down Pressed, Paddle Goes Down
151
               3'b011:
152
153
                  begin
154
                  nTopOfPaddle = topOfPaddle + 10'd2;
155
                  //Paddle Cannot Go Lower Than Bottom Wall
                  if(topOfPaddle + paddleHeight >= paddleBottomEdge) nTopOfPaddle =
156
      paddleBottomEdge - paddleHeight;
157
158
               // If Refresh Inactive, Paddle Stays In Position
159
               3'b100: nTopOfPaddle = topOfPaddle;
               // If Refresh Active and Up Pressed, Paddle Goes Up
160
               3'b101:
161
162
                  begin
                   nTopOfPaddle = topOfPaddle - 10'd2;
163
                   // Paddle Cannot Go Higher Than Top Wall
164
165
                   if (topOfPaddle <= paddleTopEdge) nTopOfPaddle = paddleTopEdge;</pre>
166
                  end
```

Thu Dec 05 03:19:48 2019

```
167
                // If Refresh Inactive, Paddle Stays In Position
168
                3'b110: nTopOfPaddle = topOfPaddle;
169
                // If Both Buttons Pressed, Paddle Does Not Move
               3'b111: nTopOfPaddle = topOfPaddle;
170
171
               default: nTopOfPaddle = topOfPaddle;
172
            endcase
173
174
         // Flop That Updates The Registers At Every Rising Clock Edge
         always @(posedge clk, posedge rst)
175
            // If Reset or The Ball Has Passed the Paddle, Reset Position and Velocity of
176
      Ball
177
            if((rst) || (ballLeftBorder < paddleLeftSide))</pre>
178
179
                   ballRightReg <= 317;</pre>
180
                   ballUpperReg <= 237;</pre>
181
                   ballXDeltaReg <= -1;</pre>
182
                   ballYDeltaReq <= 1;</pre>
183
                end
184
            // Otherwise Continue
185
            else
186
               begin
187
                   ballRightReg <= ballRightNext;</pre>
188
                   ballUpperReg <= ballUpperNext;</pre>
189
                   ballXDeltaReg <= ballXDeltaNext;</pre>
190
                   ballYDeltaReg <= ballYDeltaNext;</pre>
191
                end
192
193
         // The Next Horizontal Value of Ball Will Be The Previous Position Plus Horizontal
      Velocity
194
         assign ballRightNext = (refresh) ? ballRightReg + ballXDeltaReg : ballRightReg;
195
         // The Next Vertical Value of Ball Will Be The Previous Position Plus Vertical
196
      Velocity
197
         assign ballUpperNext = (refresh) ? ballUpperReg + ballYDeltaReg : ballUpperReg;
198
199
         // This Combinational Block Tells The Delta Reg When To Change Velocity
200
         always@(*)
201
            begin
               ballXDeltaNext = ballXDeltaReg;
202
203
               ballYDeltaNext = ballYDeltaReg;
204
205
                // If Ball Hits Top Wall, It Goes Down
206
               if(ballUpperBorder <= topWallLowerBorder)</pre>
                   ballYDeltaNext = ballVelocityDown;
207
208
209
               // If Ball Hits Lower Wall, It Goes Up
210
               else if(ballLowerBorder >= bottomWallUpperBorder)
211
                   ballYDeltaNext = ballVelocityUp;
212
213
               // If Ball Hits Right Wall, It Goes Left
               else if(ballRightBorder >= rightWallLeftBorder)
214
215
                   ballXDeltaNext = ballVelocityLeft;
216
               // If Ball Hits Paddle, It Switches Horizontal Velocity
217
218
               else if(((ballLeftBorder) <= paddleRightSide) && (ballLeftBorder >=
      paddleLeftSide) && ((ballUpperBorder)>= topOfPaddle) && ((ballUpperBorder <=</pre>
      topOfPaddle + paddleHeight)))
```

Thu Dec 05 03:19:48 2019

```
pixelGenerator.v
 219
                   begin
 220
                   ballXDeltaNext = ballVelocityRight;
 221
                   end
 222
 223
             end
 224
 225
 226
          always@(*)
 227
             // Top Wall
 228
 229
             if((pixel x >=2 && pixel x <= rightWallRightBorder) && (pixel y >=
       topWallUpperBorder && pixel y <= topWallLowerBorder) && video on) rgb = 12'hF0F;
 230
 231
             // Bottom Wall
             232
       bottomWallUpperBorder && pixel y <= bottomWallLowerBorder) && video on) rgb = 12'hF0f;
 233
             // Left Paddle
 234
 235
             else if((pixel x \ge paddleLeftSide && pixel <math>x \le paddleRightSide) && (pixel y \ge paddleRightSide)
        topOfPaddle) && (pixel y <= topOfPaddle + paddleHeight) && video on) rgb = nRgb;
 236
 237
             // Right Wall
 238
             else if((pixel x >= rightWallLeftBorder && pixel x <= rightWallRightBorder) &&</pre>
       (pixel y >= topWallUpperBorder && pixel y <= bottomWallLowerBorder) && video on) rgb =
        12'hF0F;
 239
 240
             // Ball
 241
             else if((ballOn) && video on) rgb = 12'hFFF;
 242
             // Black Background
 243
 244
             else rgb = 12'b0;
 245
 246
 247
 248
 249
       endmodule
 250
```

```
1
     `timescale 1ns / 1ps
    2
3
    // File name: debounceStateMachine.v
                                                                               11
                                                                               //
 4
                                                                               11
5
    // Created by
                   Paul Valenzuela on 10/1/19.
 6
    // Copyright (C) 2018 Paul Valenzuela. All rights reserved.
                                                                               //
7
    //
                                                                               11
8
    //
                                                                               11
9
    //
         In submitting this file for class work at CSULB
                                                                               //
10
    //
         I am confirming that this is my work and the work
                                                                               //
         of no one else. In submitting this code I acknowledge that
11
    //
                                                                               //
12
    //
         plagiarism in student project work is subject to dismissal
                                                                               11
1.3
         from the class
                                                                               //
    //*************************//
14
    //****************************//
15
16
    //
                             debounceStateMachine.v
17
    //
                                                                               //
    //
18
          The debounceStateMachine is a state machine that registers the output
                                                                               //
19
    //
         using a Modified-Moore state machine implementation. It ensures that
2.0
    //
         input has been stable for at least 30ms before the output is one
                                                                               //
    //
21
                                                                               //
    //
                  clk, rst, pulse, button
                                                                               //
22
          @input
23
    //
          @output yes
                                                                               //
24
    //
                                                                               //
    25
26
    module debounce(clk, rst, pulse, button, yes);
2.7
       input clk, rst, pulse, button;
28
       output req yes;
29
       reg [2:0] state, nState;
30
       reg nYes;
31
32
       always@(posedge clk, posedge rst)
33
          if (rst)
34
             {state, yes} <= 4'b0;
35
          else
36
             {state, yes} <= {nState, nYes};
37
38
       always@(*)
39
          case({state, pulse, button})
            5'b000 00: {nState, nYes} = 4'b000 0;
40
            5'b000 01: {nState, nYes} = 4'b001 0;
41
            5'b000 10: {nState, nYes} = 4'b000 0;
42
43
            5'b000 11: \{nState, nYes\} = 4'b001 0;
            5'b001 00: {nState, nYes} = 4'b000 0;
44
45
            5'b001 01: {nState, nYes} = 4'b001 0;
            5'b001 10: {nState, nYes} = 4'b000 0;
46
47
            5'b001 11: {nState, nYes} = 4'b010 0;
48
            5'b010 00: \{nState, nYes\} = 4'b000 0;
            5'b010 01: {nState, nYes} = 4'b010 0;
49
50
            5'b010\ 10: \{nState, nYes\} = 4'b000\ 0;
            5'b010 11: {nState, nYes} = 4'b011 0;
51
            5'b011 00: {nState, nYes} = 4'b000 0;
52
53
            5'b011 01: {nState, nYes} = 4'b011 0;
54
            5'b011\ 10: \{nState, nYes\} = 4'b000\ 0;
            5'b011 11: {nState, nYes} = 4'b100 1;
55
56
            5'b100 00: {nState, nYes} = 4'b101 1;
57
            5'b100 01: {nState, nYes} = 4'b100 1;
```

Thu Dec 05 03:19:58 2019

```
debounce.v
 58
                5'b100\ 10: \{nState, nYes\} = 4'b101\ 1;
                5'b100 11: {nState, nYes} = 4'b100 1;
 59
                5'b101 00: {nState, nYes} = 4'b101 1;
 60
                5'b101 01: {nState, nYes} = 4'b100 1;
 61
                5'b101_10: {nState, nYes} = 4'b110 1;
 62
                5'b101 11: \{nState, nYes\} = 4'b100 1;
 63
                5'b110 00: {nState, nYes} = 4'b110 1;
 64
                5'b110 01: {nState, nYes} = 4'b100 1;
 65
                5'b110 10: {nState, nYes} = 4'b111 1;
 66
 67
                5'b110 11: \{nState, nYes\} = 4'b100 1;
                5'b111 00: {nState, nYes} = 4'b111 1;
 68
 69
                5'b111_01: \{nState, nYes\} = 4'b100_1;
 70
                5'b111 10: {nState, nYes} = 4'b000 0;
 71
                5'b111 11: {nState, nYes} = 4'b100 1;
 72
                default: {nState, nYes} = 4'b000 0;
 73
             endcase
 74
 75
 76
 77
 78
 79
 80
       endmodule
 81
```

```
## This file is a general .ucf for the Nexys4 DDR Rev C board
     ## To use it in a project:
      ## - uncomment the lines corresponding to used pins
       ## - rename the used signals according to the project
  5
        ## Clock signal
  6
        NET "clk" LOC = "E3" | IOSTANDARD = "LVCMOS33";
                                                                                                             \#Bank = 35, Pin name =
        #IO L12P T1 MRCC 35,
                                                              Sch name = clk100mhz
       #NET "clk100mhz" TNM NET = sys clk pin;
  8
         #TIMESPEC TS sys clk pin = PERIOD sys clk pin 100 MHz HIGH 50%;
  9
10
11
12
        ## Switches
13 NET "switches<0>"
                                                  LOC=J15 | IOSTANDARD=LVCMOS33; #IO L24N T3 RSO 15
       NET "switches<1>"
                                                  LOC=L16 | IOSTANDARD=LVCMOS33; #IO L3N TO DQS EMCCLK 14
14
15
      NET "switches<2>"
                                                  LOC=M13 | IOSTANDARD=LVCMOS33; #IO L6N T0 D08 VREF 14
                                            LOC=R15 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_14
LOC=R17 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_14
LOC=T18 | IOSTANDARD=LVCMOS33; #IO_L7N_T1_D10_14
LOC=U18 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_A13_D29_14
16 NET "switches<3>"
NET "switches<4>"
18 NET "switches<5>"
19 NET "switches<6>"
20 NET "switches<7>"
                                                  LOC=R13 | IOSTANDARD=LVCMOS33; #IO L5N T0 D07 14
       NET "switches<8>"
                                                  LOC=T8 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_34
2.1
22 NET "switches<9>" LOC=U8 | IOSTANDARD=LVCMOS33; #IO_25_34

23 NET "switches<10>" LOC=R16 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_RDWR_B

24 NET "switches<11>" LOC=T13 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_A03_D19_14

25 #NET "sw<12>" LOC=H6 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_35

26 #NET "sw<13>" LOC=U12 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A08_D24_14

27 #NET "sw<14>" LOC=U11 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A09_D25_VREF_14

28 #NET "sw<15>" LOC=V10 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_14
      NET "switches<9>"
22
                                                  LOC=U8 | IOSTANDARD=LVCMOS33; #IO 25 34
                                                  LOC=R16 | IOSTANDARD=LVCMOS33; #IO L15P T2 DQS RDWR B 14
29
3.0
31
     ## Buttons
       #NET "cpu_resetn" LOC=C12 | IOSTANDARD=LVCMOS33; #IO_L3P_T0_DQS_AD1P_15
32
33
                                      LOC=N17 | IOSTANDARD=LVCMOS33; #IO L9P T1 DQS 14
34 #NET "btnc"
                                      LOC=P18 | IOSTANDARD=LVCMOS33; #IO_L9N_T1_DQS_D13_14
LOC=P17 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_14
LOC=M17 | IOSTANDARD=LVCMOS33; #IO_L10N_T1_D15_14
35 NET "rst"
      #NET "btnl"
#NET "btnr"
36
37
     #NET "button"
38
                                             LOC=M18 | IOSTANDARD=LVCMOS33; #IO L4N T0 D05 14
39
40
41 ## LEDs
42 #NET "led<0>"
                                          LOC=H17 | IOSTANDARD=LVCMOS33; #IO L18P T2 A24 15
      #NET "led<1>"
                                 LOC=K15 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_RS1_15
LOC=J13 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_A25_15
LOC=N14 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_D11_14
LOC=R18 | IOSTANDARD=LVCMOS33; #IO_L7P_T1_D09_14
LOC=V17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A11_D27_14
LOC=U17 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A14_D30_14
LOC=U16 | IOSTANDARD=LVCMOS33; #IO_L18P_T2_A12_D28_14
LOC=V16 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A15_D31_14
LOC=T15 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_14
LOC=U14 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A05_D21_14
LOC=U14 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A05_D21_14
LOC=V15 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_DOUT_CSO_B_14
LOC=V15 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_CSI_B_14
LOC=V14 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A04_D20_14
LOC=V12 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_A07_D23_14
                                          LOC=K15 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_RS1_15
43
44
      #NET "led<2>"
45 #NET "led<3>"
46 #NET "led<4>"
      #NET "led<5>"
47
48 #NET "led<6>"
49 #NET "led<7>"
50 #NET "led<8>"
      #NET "led<9>"
52 #NET "led<10>"
53 #NET "led<11>"
54 #NET "led<12>"
55 #NET "led<13>"
56 #NET "led<14>"
```

```
#NET "led<15>" LOC=V11 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS A06 D22 14
   57
  58
  59
   60
          ##LEDs RGB
            #NET "led16_b" LOC=R12 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_D06_14

#NET "led16_g" LOC=M16 | IOSTANDARD=LVCMOS33; #IO_L10P_T1_D14_14

#NET "led16_r" LOC=N15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_14

#NET "led17_b" LOC=G14 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_ADV_B_15

#NET "led17_g" LOC=R11 | IOSTANDARD=LVCMOS33; #IO_0_14

#NET "led17_r" LOC=N16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_14
   61 #NET "led16 b"
   62 #NET "led16 g"
   63 #NET "led16 r"
          #NET "led17 b"
   64
  65 #NET "led17_g"
   66
   67
   68
   69
              ## 7 segment display
   LOC=T10 | IOSTANDARD=LVCMOS33; #IO L24N T3 A00 D16 14
                                                                     LOC=R10 | IOSTANDARD=LVCMOS33; #IO_L24N_I3_A00_DIG_I4
LOC=R10 | IOSTANDARD=LVCMOS33; #IO_25_14
LOC=K16 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
LOC=K13 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_A26_15
LOC=P15 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_14
LOC=T11 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A10_D26_14
LOC=L18 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_D04_14
LOC=H15 | IOSTANDARD=LVCMOS33; #IO_L19N_T3_A21_VREF_15
            #NET "cathode[1]"
   71
  72 #NET "cathode[2]"
  73 #NET "cathode[3]"
  74 #NET "cathode[4]"
  75 #NET "cathode[5]"
76 #NET "cathode[6]"
77 #NET "cathode[7]"
   78
                                                          LOC=J17 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_FOE_B_15
LOC=J18 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_FWE_B_15
LOC=T9 | IOSTANDARD=LVCMOS33; #IO_L24P_T3_A01_D17_14
LOC=J14 | IOSTANDARD=LVCMOS33; #IO_L19P_T3_A22_15
LOC=P14 | IOSTANDARD=LVCMOS33; #IO_L8N_T1_D12_14
LOC=T14 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_14
LOC=K2 | IOSTANDARD=LVCMOS33; #IO_L23P_T3_35
LOC=U13 | IOSTANDARD=LVCMOS33; #IO_L23N_T3_A02_D18_14
  79
          #NET "anode[0]"
  80 #NET "anode[1]"
81 #NET "anode[2]"
          #NET "anode[3]"
  82
  83 #NET "anode[4]"
84 #NET "anode[5]"
   85 #NET "anode[6]"
           #NET "anode[7]"
   86
   87
  88
  89
          ## Pmod Header JA
          ## PMOG Header JA

#NET "ja<1>" LOC=C17 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_A19_15

#NET "ja<2>" LOC=D18 | IOSTANDARD=LVCMOS33; #IO_L21N_T3_DQS_A18_15

#NET "ja<3>" LOC=E18 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_15

#NET "ja<4>" LOC=G17 | IOSTANDARD=LVCMOS33; #IO_L18N_T2_A23_15

#NET "ja<7>" LOC=D17 | IOSTANDARD=LVCMOS33; #IO_L16N_T2_A27_15

#NET "ja<8>" LOC=E17 | IOSTANDARD=LVCMOS33; #IO_L16P_T2_A28_15

#NET "ja<9>" LOC=F18 | IOSTANDARD=LVCMOS33; #IO_L22N_T3_A16_15

#NET "ja<10>" LOC=G18 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_A17_15
   90 #NET "ja<1>"
  91 #NET "ja<2>"
  92 #NET "ja<3>"
   93
  94 #NET "ja<7>"
  95 #NET "ja<8>"
  96 #NET "ja<9>"
   97
  98
  99 ## Pmod Header JB
                                                      LOC=D14 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD0P_15
LOC=F16 | IOSTANDARD=LVCMOS33; #IO_L14N_T2_SRCC_15
LOC=G16 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_15
LOC=H14 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_15
LOC=E16 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_15
LOC=F13 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD9P_15
LOC=G13 | IOSTANDARD=LVCMOS33; #IO_0_15
LOC=H16 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_15
 100 #NET "jb<1>"
101 #NET "jb<2>"
102 #NET "jb<3>"
103 #NET "jb<4>"
104 #NET "jb<7>"
105 #NET "jb<8>"
106 #NET "jb<9>"
107 #NET "jb<10>"
108
109 ## Pmod Header JC
```

```
114 #NET "jc<7>" LOC=E7 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_35

115 #NET "jc<8>" LOC=J3 | IOSTANDARD=LVCMOS33; #IO_L22P_T3_35

116 #NET "jc<9>" LOC=J4 | IOSTANDARD=LVCMOS33; #IO_L21P_T3_DQS_35

117 #NET "jc<10>" LOC=E6 | IOSTANDARD=LVCMOS33; #IO_L5P_T0_AD13P_35
118
119 ## Pmod Header JD
120 #NET "jd<1>"
                                               LOC=H4 | IOSTANDARD=LVCMOS33; #IO L21N T3 DQS 35
                                         LOC=H1 | IOSTANDARD=LVCMOS33; #IO_L17P_T2_35
LOC=G1 | IOSTANDARD=LVCMOS33; #IO_L17N_T2_35
LOC=G3 | IOSTANDARD=LVCMOS33; #IO_L20N_T3_35
LOC=H2 | IOSTANDARD=LVCMOS33; #IO_L15P_T2_DQS_35
LOC=G4 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_35
LOC=G2 | IOSTANDARD=LVCMOS33; #IO_L15N_T2_DQS_35
LOC=F3 | IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_35
121 #NET "jd<2>"
122 #NET "jd<3>"
123 #NET "jd<4>"
124 #NET "jd<7>"
125 #NET "jd<8>"
126 #NET "jd<9>"
127 #NET "jd<10>"
128
129 ##Pmod Header JXADC
138
139
140
          ##VGA Connector
141 NET "vga r<0>"
                                            LOC=A3 | IOSTANDARD=LVCMOS33; #IO L8N T1 AD14N 35

        NET "vga_r<1>"
        LOC=B4 | IOSTANDARD=LVCMOS33; #IO_L7N_T1_AD6N_35

        NET "vga_r<2>"
        LOC=C5 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD4N_35

        NET "vga_r<3>"
        LOC=A4 | IOSTANDARD=LVCMOS33; #IO_L8P_T1_AD14P_35

142 NET "vga r<1>"
143
144
145

        146
        NET "vga_g<0>"
        LOC=C6 | IOSTANDARD=LVCMOS33; #IO_L1P_T0_AD4P_35

        147
        NET "vga_g<1>"
        LOC=A5 | IOSTANDARD=LVCMOS33; #IO_L3N_T0_DQS_AD5N_35

        148
        NET "vga_g<2>"
        LOC=B6 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD12N_35

          NET "vga g<3>"
                                             LOC=A6 | IOSTANDARD=LVCMOS33; #IO L3P T0 DQS AD5P 35
149
150
151 NET "vga_b<0>" LOC=B7 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD12P_35
152 NET "vga_b<1>" LOC=C7 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_35
153 NET "vga_b<2>" LOC=D7 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_35
154 NET "vga_b<3>" LOC=D8 | IOSTANDARD=LVCMOS33; #IO_L4P_T0_35
155
156
          NET "hSync"
                                       LOC=B11 | IOSTANDARD=LVCMOS33; #IO L4P T0 15
          NET "vSync"
                                            LOC=B12 | IOSTANDARD=LVCMOS33; #IO L3N TO DQS AD1N 15
157
158
159
       ##Micro SD Connector
160
169
170
```

```
171 ##PWM Audio Amplifier
172 #NET "aud_pwm" LOC=A11 | IOSTANDARD=LVCMOS33; #IO_L4N_T0_15
173 #NET "aud_sd" LOC=D12 | IOSTANDARD=LVCMOS33; #IO_L6P_T0_15
 174
 175
 176 ##Accelerometer
##Accelerometer

177 #NET "acl_miso" LOC=E15 | IOSTANDARD=LVCMOS33; #IO_L11P_T1_SRCC_15

178 #NET "acl_mosi" LOC=F14 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD9N_15

179 #NET "acl_sclk" LOC=F15 | IOSTANDARD=LVCMOS33; #IO_L14P_T2_SRCC_15

180 #NET "acl_csn" LOC=D15 | IOSTANDARD=LVCMOS33; #IO_L12P_T1_MRCC_15

181 #NET "acl_int<1>" LOC=B13 | IOSTANDARD=LVCMOS33; #IO_L2P_T0_AD8P_15

182 #NET "acl_int<2>" LOC=C16 | IOSTANDARD=LVCMOS33; #IO_L20P_T3_A20_15
183
184
 185
                  ##Temperature Sensor
186 #NET "tmp_ct" LOC=B14 | IOSTANDARD=LVCMOS33; #IO_L2N_T0_AD8N_15
187 #NET "tmp_int" LOC=D13 | IOSTANDARD=LVCMOS33; #IO_L6N_T0_VREF_15
188 #NET "tmp_scl" LOC=C14 | IOSTANDARD=LVCMOS33; #IO_L1N_T0_AD0N_15
189 #NET "tmp_sda" LOC=C15 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_15
190
191
192 ##USB-RS232 Interface
193 #NET "uart_cts" LOC=D3 | IOSTANDARD=LVCMOS33; #IO_L12N_T1_MRCC_35
194 #NET "uart_rts" LOC=E5 | IOSTANDARD=LVCMOS33; #IO_L5N_T0_AD13N_35
195 #NET "uart_rxd_out" LOC=D4 | IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_35
196 #NET "uart txd in" LOC=C4 | IOSTANDARD=LVCMOS33; #IO L7P T1 AD6P 35
197
198
 199 ##Omnidirectional Microphone
200 #NET "m_clk" LOC=J5 | IOSTANDARD=LVCMOS33; #IO_25_35
201 #NET "m_data" LOC=H5 | IOSTANDARD=LVCMOS33; #IO_L24N_T3_35
202 #NET "m_lrsel" LOC=F5 | IOSTANDARD=LVCMOS33; #IO_0_35
 203
 204
 205 ##USB HID (PS/2)
                                                                                                 LOC=F4 | IOSTANDARD=LVCMOS33; #IO_L13P_T2_MRCC_35
LOC=B2 | IOSTANDARD=LVCMOS33; #IO L10N T1 AD15N 35
 206 #NET "ps2_clk"
                     #NET "ps2 data"
 207
 208
 209
 210 ##Quad SPI Flash
216
 217
 218 ##SMSC Ethernet PHY
##CT 16
##SMSC Ethernet PHY
##CT 113P T2 MRCC 16
##CC 16
#
```

Thu Oct 17 18:22:36 2019

nexys4ddr_master.ucf

228	#NET "eth_rstn"	LOC=B3 IOSTANDARD=LVCMOS33; #IO_L10P_T1_AD15P_35
229	#NET "eth_txen"	LOC=B9 IOSTANDARD=LVCMOS33; #IO_L11N_T1_SRCC_16
230	#NET "eth_rxerr"	LOC=C10 IOSTANDARD=LVCMOS33; #IO_L13N_T2_MRCC_16
231		