Introduction Architecture Implementation Results Future work Summary

Cache for HLS

A multi-process architecture

Brignone Giovanni

June 7, 2021



- Introduction Motivation
- 2 Architecture
- Implementation
- 4 Results
- 5 Future work

Motivation


- Problem:
 - big arrays mapped to DRAM ⇒ performance bottlenecks
- Proposed solution: cache module designed to:
 - exploit BRAMs
 - easily integrable into any Vitis HLS design
 - have an high hit ratio

- Introduction
- 2 Architecture Inlined architecture Multi-process architecture
- Implementation
- 4 Results
- 5 Future work

Inlined architecture (Ma Liang)

Array access \rightarrow Inlined cache logic


- cache logic mixed with application logic
- one cache per array
- single-port only



Multi-process architecture

Array access → Request to separate module

- decoupling between application and cache logic (communication through FIFOs)
- one cache per array
- may support multiple ports (work in progress)



- Introduction
- 2 Architecture
- 3 Implementation

Tools Internal architecture Problems and solutions

- 4 Results
- 5 Future work


Tools

C++ code coupled with Vitis HLS (2020.2) allow:

- Multiple processes modeling: infinite loops parallelized by:
 - SW simulation: std::thread
 - Synthesis: DATAFLOW with start propagation disabled
- Inter-process communication: hls::stream FIFOs
- Performance optimization:
 - loop pipelining: new request each cycle
 - automatic port widening: access one line at a time in DRAM
- Customization: cache parameters set through template
- Limitations: cannot override "[] operator" for set due to automatic class disaggregation

Internal architecture

- Problem: persuade HLS to schedule cache HIT response early in the pipeline
- Proposed solution: split the cache into two processes:
 - 1 core:
 - manage requests from application
 - keep cache data structures up-to-date
 - 2 mem_if:
 - manage requests from core
 - access DRAM
 - ⇒ synthesizer job is simplified: HIT response scheduled earlier




mem_if implementation

Functionality

Manage DRAM accesses:


- 1 read request from core
- access DRAM
- 3 write response to core (if read request)



core implementation


Functionality

- read request from application
- 2 check if it is an HIT or a MISS
- 3 if MISS:
 - issue a write request of the line to be replaced to mem_if (if write-back is necessary)
 - issue a read request of the line to be loaded to mem_if
 - read mem_if response and update BRAM
- 4 access BRAM
- **5** write response to application (if read)




BRAM dependencies - Line loading

- Problem: reading BRAM line immediately after it has been loaded from DRAM causes a Read-After-Write dependency
- Proposed solution: store the mem_if response in a buffer which can be immediately accessed and update BRAM afterwards




BRAM dependencies - RAW request

- Problem: a write request immediately followed by a read request to the same element causes a Read-After-Write dependency on BRAM
- Proposed solution: raw_cache inside cache:
 - write request: store the written line to a buffer
 - subsequent read request to the same line: access the buffer instead of BRAM



Request optimization

- Problem:
 - each FIFO access costs 1 cycle
 - accesses to arrays are often sequential
- Proposed solution: 11_cache in the interface (application side):
 - read request: get the whole cache line, store it in a buffer and return the requested element
 - subsequent read request to the same line: access the buffer
 - ⇒ avoid passing through FIFOs



- Introduction
- 2 Architecture
- Implementation
- Results
 Performance
 Matrix Multiplication
- **5** Future work

Performance

• Loop pipelining:

• core: II = 1

• mem_if:
$$II = \left[\frac{line_size}{AXI\ if\ size}\right]$$


• L1 HIT: latency of 1 cycle

• **HIT**: latency of 6 cycles


• A matrix: each row accessed n times:


$$hit_ratio = \frac{(line_size \cdot x) - 1}{line_size \cdot x}, x = \begin{cases} 1, & line_size < m \\ n, & otherwise \end{cases}$$


• C matrix accessed by rows: $hit_ratio = \frac{line_size-1}{line_size}$



 B matrix accessed by columns: modified *direct mapped* address mapping:








Practical example

• Problem size:

$$\begin{array}{rcl}
 I & = 16 \\
 m & = 32 \\
 n & = 64
 \end{array}$$

• Caches size:

$$n_lines_A = 2$$
, $line_size_A = 32$
 $n_lines_B = m$, $line_size_B = 32$
 $n_lines_C = 2$, $line_size_C = 32$ \Rightarrow $\begin{cases} hit_ratio_A \simeq 100\% \\ hit_ratio_B = 96.9\% \\ hit_ratio_C = 96.9\% \end{cases}$




15 / 22

Practical example

- Execution time without caches: $2,428,745\mu s$
- Execution time with caches: $1,160,105\mu s$

 \Rightarrow execution is 2.1x faster




Reference example

• Problem size:

$$\begin{cases} I &= 16 \\ m &= 32 \\ n &= 64 \end{cases}$$

• Caches size:


$$n_lines_A = l, \quad line_size_A = m \\ n_lines_B = m, \quad line_size_B = n \\ n_lines_C = l, \quad line_size_C = n \\ \end{pmatrix} \Rightarrow \begin{cases} hit_ratio_A \simeq 100\% \\ hit_ratio_B = 99.9\% \\ hit_ratio_C = 98.4\% \end{cases}$$



Reference example

- Execution time without caches: 2,428,745μs
- Execution time with caches: $369,045\mu s$

 \Rightarrow execution is 6.6x faster



- Introduction
- 2 Architecture
- Implementation
- 4 Results
- 5 Future work
 Multi-port cache


Multi-port cache

- Problem: cache manages one request per cycle ⇒ unrolling a loop which uses the cache is not trivial
- Possible workarounds: access multiple data elements for each request and do all the unroll in application; two possible ways:
 - get_line: return a whole cache line
 - pack multiple data elements in a single cache element (e.g. hls::vector)
- Proposed solution: provide N ports, where N is the unroll factor

Multi-port cache

Implementation

- Straightforward implementation:
 - provide N FIFOs on the interface
 - unroll core loop by a factor N
- Problem: all the N requests may refer to the same line
 - ightarrow each iteration must wait completion of previous one




Multi-port cache

Implementation

• Proposed solution:

- 1 read all the N requests
- 2 check if they are all HIT
- 3 if at least one MISS issue all the requests to mem_if
- 4 access BRAM
- **5** write all the responses
- cache addressing mode converted to an associative one
- possibly implement core at RTL to have full control on scheduling



Introduction Architecture Implementation Results Future work Summary

Summary

• Architecture: Divide et Impera

• Results: good single-port pipeline performance

• Future work: ease application unroll

