

Cache for HLS

A multi-process architecture

Brignone Giovanni

June 7, 2021



**Politecnico
di Torino**

1 Introduction

Motivation

2 Architecture

3 Implementation

4 Results

5 Future work

Motivation

- **Problem:**
big arrays mapped to DRAM \Rightarrow performance bottlenecks
- **Proposed solution:**
cache module designed to:
 - exploit BRAMs
 - easily integrable into any *Vitis HLS* design
 - have an hit ratio

1 Introduction

2 Architecture

Inlined architecture

Multi-process architecture

3 Implementation


4 Results

5 Future work

Inlined architecture (Ma Liang)

Array access → Inlined cache logic


- straightforward architecture
- one cache per array
- cache logic mixed with application logic
- single-port only



Multi-process architecture

Array access → Request to separate module

- one cache per array
- decoupling between application and cache logic (communication through FIFOs)
- may support multiple ports (work in progress)



1 Introduction

2 Architecture

3 Implementation

Tools

Internal architecture

Problems and solutions

4 Results

5 Future work

Tools


C++ code coupled with *Vitis HLS* (2020.2) allow:

- **Multiple processes modeling:**
infinite loops parallelized by:
 - SW simulation: `std::thread`
 - Synthesis: DATAFLOW with *start propagation* disabled
- **Inter-process communication**: `hls::stream` FIFOs
- **Performance optimization**:
 - loop pipelining: new request each cycle
 - automatic port widening: access one line at a time in DRAM
- **Customization**: cache characteristics set through template
- **Limitations**: cannot override “`[]` operator” for set due to automatic class disaggregation

Internal architecture

- **Problem:** persuade HLS to **schedule cache HIT response early** in the pipeline
- **Proposed solution:** split the cache into **two processes**:
 - 1 core:
 - manage requests from application
 - keep cache data structures up-to-date
 - 2 mem_if:
 - manage DRAM accesses

⇒ **synthesizer job is simplified:**
HIT response scheduled earlier




mem_if implementation

Functionality

Manage DRAM accesses:


- 1 read request from core
- 2 access DRAM
- 3 write response to core (if read request)



core implementation


Functionality

- ① read request from application
- ② check if it is an HIT or a MISS
- ③ if MISS:
 - if the cache line to be overwritten $line_{old}$ has been modified, issue a write request of $line_{old}$ to mem_if
 - issue a read request of the requested line to mem_if
 - read mem_if response and update BRAM
- ④ access BRAM
- ⑤ write response to application (if read)




BRAM dependencies - Line loading

- **Problem:** reading BRAM line immediately after it has been loaded from DRAM causes a *Read-After-Write* dependency
- **Proposed solution:** store the `mem_if` response in a **buffer** which can be immediately accessed and update BRAM afterwards




BRAM dependencies - RAW request

- **Problem:** a **write request** immediately followed by a **read request** to the same element causes a *Read-After-Write* dependency on BRAM
- **Proposed solution:** raw_cache inside cache:
 - write request: store the written line to a buffer
 - subsequent read request to the same line: **access the buffer instead of BRAM**



Request optimization

- **Problem:**
 - each **FIFO access** costs **1 cycle**
 - accesses to arrays are often sequential
 - **Proposed solution:** l1_cache in the interface (application side):
 - read request: **get the whole cache line**, store it in a buffer and return the requested element
 - subsequent read request to the same line: access the **buffer**
- ⇒ **avoid passing through FIFOs**



1 Introduction

2 Architecture

3 Implementation

4 Results
Performance
Matrix Multiplication

5 Future work

Performance

- **Loop pipelining:**
 - core: $II=1$
 - mem_if: $II=1$ when cache line fits in a single AXI request (maximum 512 bits), $II=2$ otherwise
- **L1 HIT:** latency of 1 cycle
- **HIT:** latency of 6 cycles

Matrix Multiplication

Row-by-column product:

- A and C matrices accessed by rows:


$$hit_ratio = \frac{line_size - 1}{line_size}, \forall n_lines > 0$$

- B matrix accessed by columns:

modified *direct mapped* address mapping:



$$\Rightarrow hit_ratio = \frac{line_size - 1}{line_size} \Leftrightarrow n_lines = m$$




Matrix Multiplication

Practical example

- Problem size:**

$$\begin{cases} l &= 16 \\ m &= 32 \\ n &= 64 \end{cases}$$

- Caches size:**



$$\left. \begin{aligned} line_size_i &= 32, \forall i \\ n_lines_A &= n_lines_C = 2 \\ n_lines_B &= m = 32 \end{aligned} \right\} \Rightarrow hit_ratio_i = 96.9\%, \forall i$$

Matrix Multiplication

Practical example


- **Execution time without caches:**

2,428,745 μs

- **Execution time with caches:**

1,160,105 μs

\Rightarrow performance improved by 52%



- 1 Introduction
- 2 Architecture
- 3 Implementation
- 4 Results
- 5 Future work
 - Multi-port cache


Multi-port cache

- **Problem:** cache manages one request per cycle \Rightarrow **unrolling** a loop which uses the cache is not trivial
- **Possible workarounds:** access **multiple data elements for each request** and do all the unroll in application; two possible ways:
 - `get_line`: return a whole cache line
 - pack multiple data elements in a single cache element (e.g. `hls::vector`)
- **Proposed solution:** provide **N ports**, where N is the unroll factor

Multi-port cache

Implementation

- **Straightforward implementation:**
 - provide N FIFOs on the interface
 - **unroll core** loop by a factor N
- **Problem:** all the N requests may **refer to the same line** → each iteration must wait completion of previous one



Multi-port cache

Implementation

- **Proposed solution:**

- ① read all the N requests
 - ② check if they are all HIT
 - ③ if at least one MISS issue all the requests to `mem_if`
 - ④ access BRAM
 - ⑤ write all the responses
- cache addressing mode converted to an associative one
 - possibly implement core at RTL to have full control on scheduling

