

Cache for HLS

A multi-process architecture

Brignone Giovanni

June 7, 2021



- 1 Introduction
Motivation
- 2 Architecture
- 3 Implementation
- 4 Results
- 5 Future work

Motivation

- **Problem:**
big arrays mapped to **DRAM** \Rightarrow performance **bottlenecks**
- **Proposed solution:**
cache module designed to:
 - exploit **BRAMs**
 - **easily integrable** into any *Vitis HLS* design
 - have an **high hit ratio**

1 Introduction

2 Architecture

Inlined architecture

Multi-process architecture

3 Implementation


4 Results

5 Future work

Inlined architecture (Ma Liang)

Array access → Inlined cache logic


- cache logic mixed with application logic
- one cache per array
- single-port only



Multi-process architecture

Array access → Request to separate module

- decoupling between application and cache logic (communication through FIFOs)
- one cache per array
- may support multiple ports (work in progress)



① Introduction

② Architecture

③ **Implementation**

Tools

Internal architecture

Problems and solutions

④ Results

⑤ Future work

Tools


Vitis HLS (2020.2) workflow (C++):

- **Multiple processes modeling:**
infinite loops parallelized by:
 - SW simulation: `std::thread`
 - Synthesis: DATAFLOW with *start propagation* disabled
- **Inter-process communication**: `hls::stream` FIFOs
- **Performance optimization**:
 - loop pipelining: new request each cycle
 - automatic port widening: access one line at a time in DRAM
- **Customization**: cache parameters set through `template`
- **Limitations**: cannot override “`[]` operator” for set due to automatic class disaggregation

Internal architecture

- **Problem:** persuade HLS to **schedule cache HIT response early** in the pipeline
- **Proposed solution:** split the cache into **two processes**:
 - 1 core:
 - manage requests from application
 - keep cache data structures up-to-date
 - 2 mem_if:
 - manage requests from core
 - access DRAM

⇒ **synthesizer job is simplified:**
HIT response scheduled earlier




mem_if implementation

Functionality

Manage DRAM accesses:


- ① read request from core
- ② access DRAM
- ③ write response to core (if read request)



core implementation


Functionality

- ① read request from application
- ② check if it is an HIT or a MISS
- ③ if MISS:
 - issue a write request of the line to be replaced to mem_if (if write-back is necessary)
 - issue a read request of the line to be loaded to mem_if
 - read mem_if response and update BRAM
- ④ access BRAM
- ⑤ write response to application (if read)




BRAM dependencies - Line loading

- **Problem:** reading BRAM line immediately after it has been loaded from DRAM: *Read-After-Write* dependency
- **Proposed solution:**
 - 1 store the `mem_if` response in a **buffer**
 - 2 perform the request on the buffer
 - 3 update BRAM




BRAM dependencies - RAW request

- **Problem:** **write request** immediately followed by a **read request** to the same element: *Read-After-Write* dependency on BRAM
- **Proposed solution:** raw_cache inside cache:
 - write request: store the written line to a buffer
 - subsequent read request to the same line: **access the buffer instead of BRAM**



Request optimization

- **Problem:**
 - each **FIFO access** costs **1 cycle**
 - accesses to arrays are often sequential
 - **Proposed solution:** l1_cache in the interface (application side):
 - read request: **get the whole cache line**, store it in a buffer and return the requested element
 - subsequent read request to the same line: access the **buffer**
- ⇒ **avoid passing through FIFOs**



1 Introduction

2 Architecture

3 Implementation

4 Results

Performance

Matrix Multiplication

5 Future work

Performance


- **Loop pipelining:**
 - core: $// = 1$
 - mem_if: $// = \left\lceil \frac{line_size}{AXI_if_size} \right\rceil$
- **L1 HIT:** latency of 1 cycle
- **HIT:** latency of 6 cycles
- **MISS:** latency of ~ 80 cycles

Matrix Multiplication

- A matrix: each row accessed n times:

$$hit_ratio = \frac{(line_size \cdot x) - 1}{line_size \cdot x}, x = \begin{cases} 1, & line_size < m \\ n, & otherwise \end{cases}$$

- C matrix accessed by rows: $hit_ratio = \frac{line_size - 1}{line_size}$




Matrix Multiplication

- B matrix accessed by columns:
modified *direct mapped* address mapping:



$$\Rightarrow \begin{cases} hit_ratio = \frac{(line_size \cdot x) - 1}{line_size \cdot x} \\ x = \begin{cases} 0, & n_lines < m \\ 1, & n_lines \geq m \wedge line_size < n \\ l, & n_lines \geq m \wedge line_size \geq n \end{cases} \end{cases}$$



Matrix Multiplication


Practical example

- Problem size:**

$$\begin{cases} l = 16 \\ m = 32 \\ n = 64 \end{cases}$$

- Caches size:**

$$\left. \begin{array}{ll} n_{lines_A} = 2, & line_size_A = 32 \\ n_{lines_B} = m, & line_size_B = 32 \\ n_{lines_C} = 2, & line_size_C = 32 \end{array} \right\} \Rightarrow \begin{cases} hit_ratio_A \simeq 100\% \\ hit_ratio_B = 96.9\% \\ hit_ratio_C = 96.9\% \end{cases}$$




Matrix Multiplication

Practical example

- **Execution time without caches:**
2,428,745 μs
- **Execution time with caches:**
1,160,105 μs

\Rightarrow execution is 2.1x faster



Matrix Multiplication


Reference example

- Problem size:**

$$\begin{cases} l = 16 \\ m = 32 \\ n = 64 \end{cases}$$

- Caches size:**

$$\left. \begin{array}{ll} n_{lines_A} = l, & line_size_A = m \\ n_{lines_B} = m, & line_size_B = n \\ n_{lines_C} = l, & line_size_C = n \end{array} \right\} \Rightarrow \begin{cases} hit_ratio_A \simeq 100\% \\ hit_ratio_B = 99.9\% \\ hit_ratio_C = 98.4\% \end{cases}$$




Matrix Multiplication

Reference example

- **Execution time without caches:**
2,428,745 μs
- **Execution time with caches:**
369,045 μs

\Rightarrow execution is 6.6x faster



- 1 Introduction
- 2 Architecture
- 3 Implementation
- 4 Results
- 5 Future work**
Multi-port cache


Multi-port cache

- **Problem:** cache manages one request per cycle \Rightarrow **unrolling** a loop which uses the cache is not trivial
- **Possible workarounds:** access **multiple data elements for each request** and do all the unroll in application; two possible ways:
 - `get_line`: return a whole cache line
 - pack multiple data elements in a single cache element (e.g. `hls::vector`)
- **Proposed solution:** provide **N ports**, where N is the unroll factor

Multi-port cache

Implementation

- **Straightforward implementation:**
 - provide N FIFOs on the interface
 - **unroll core** loop by a factor N
- **Problem:** all the N requests may **refer to the same line**
→ each iteration must wait completion of previous one




Multi-port cache

Implementation

- **Proposed solution:**

- ① read all the N requests
 - ② check if they are all HIT
 - ③ if at least one MISS issue all the requests to `mem_if`
 - ④ access BRAM
 - ⑤ write all the responses
- cache addressing mode converted to an associative one
 - possibly implement core at RTL to have full control on scheduling



Summary

- **Architecture:** *Divide et Impera*
- **Results:** good single-port pipeline performance
- **Future work:** ease application unroll

