



c-9

Main Memory



Hardware Address protection



Addressing
Error
(trap to OS)

Address Binding

3 stage


- ① compile time :-
binding absolute code generated
and recompiled
- ② Load time :- Generate relocatable
code
- ③ Execution time :-
binding

VA

* logical/virtual address :- Generated by CPU

PA

* Physical address :- address seen by memory



What is MMU?


using relocation register

MMU - Memory management Unit

- is hardware device that maps VA to PA
at runtime

what is contiguous Memory Allocation?

→ refers to memory management technique in which whenever there occurs a request by a user process for the memory, one of the sections of contiguous memory block would be given to that process in accordance with its requirement.



(full address frame) -
partial address frame) -
(start

start fragment full address frame -
full address frame -
partial address frame -
start

show fragment
start
full address frame -
partial address frame -
start


Variable Partition

— dynamic partitioning

(I) Free/hole partition

(II) Allocated partition

How to satisfy
a request of size n=20



① First fit :- Allocate the first hole 40 that is big enough

② Best fit :- Allocate the ~~2~~ smallest hole that is big enough here 30

- (must search whole list)
- (produce smallest leftover hole)

③ Worse fit :- Allocate the largest hole

- must search whole list
- produce large leftover hole

Speed, storage utilization :-

First, Best → Worse

Fragmentation

two types


→ means small fragment on waste holes of memory which are located here, there in main memory

④ External Fragmentation :-

- occurs whenever a method dynamic partitioning on memory allocation happens to allocate some memory and leave a small amount of hole on unusable memory

Solution :- **Compaction**

(Shuffle the memory content to place all memory together)



Internal fragmentation:-

- if allocated memory is slightly greater than requested memory ; a unused free space is created which cause Internal fragmentation
- Gave 1000 to 800 request process
200 wasted / unused
- reason first fit method

Paging

is a storage mechanism

used in OS to

retrieve process

from secondary

storage to main

memory as pages

— avoid external fragmentation

— avoid problem of varying sized memory chunks

① frames

— Divide physical memory into fixed sized blocks

② Pages

— Divide virtual memory into block of same size

— To run n pages need N free frame


— setup pagetable to translate $VA \rightarrow PA$

Address translation scheme

- ① Address generated by CPU
divided into parts

- ① Page Number (P) — used as index in pagetable
base address of page in physical memory
- ② Page offset (d)

define the physical memory address that is to be sent





Paging hardware

Paging

Page number	Page offset
0	a
1	b
2	c
3	d
4	e
5	f
6	g
7	h
8	i
9	j
10	k
11	l
12	m
13	n
14	o
15	p

logical /
virtual
address



Page size = 4 byte

frame 8.

memory size = 32 byte

Paging can't reduce internal fragmentation :-

$$\begin{aligned} \therefore \text{page size} &= 2048 \text{ bytes} \\ \therefore \text{process size} &= 72,766 \text{ bytes} \\ \therefore \text{no page} &= 36 \\ \therefore \text{for } 35 \text{ page} &= 71680 \\ \therefore 1 \text{ page} &= 1086 \\ \therefore \text{So here } (2048 - 1086) &= 962 \text{ byte} \\ \text{are unused} \end{aligned}$$

STDP = 2812 3009

STD SO = 1000000
→ 512

Implementation :- of pagetable

point to actual page table

Pagetable

2
page
table

① Page table base
register PTBR


② Page table length
register

PTLR

indicates
size of pag-
table //

TLB

Translation look aside
buffer is a memory
cache that stores recent
translations of virtual
memory to physical addresses
for faster next-level or
lookups



Memory Protection

→ implemented by associating protection bit with each frame to read only or write only access is allowed

Valid-InValid bit

indicates legal page

indicated the page not process logical address space

Page 0
Page 1
Page 2
:

logical address

Page Number	Frame Number	Valid - Invalid bit
0	2	V
1	3	V
2	4	V
3	7	V
4	8	I
5	0	I

Pagetable

Frame No.	Frame Content
0	
1	
2	PAGE 0
3	
4	
5	
⋮	⋮

logical address space

consider a logical address space of 64 pages of 1024 each word and mapped into a physical memory of 32 frames?

(i) How many bits are there in logical address?

$$\rightarrow \text{logical memory} \\ \text{page} = 64 = 2^6 \text{ page}$$

$$\therefore \text{size of each word} = 1024 = 2^{10}$$

$$\therefore \text{total logical memory} = 2^6 \times 2^{10} \\ = 2^{16}$$

$$\therefore \text{logical bit} = 16 \text{ bit}$$

(ii) How many bits are there in physical address?

$$\rightarrow \text{physical memory} = 32 \text{ frames} \\ = 2^5 \text{ "}$$

$$\therefore \text{size of each word} = 1024 = 2^{10}$$

$$\therefore \text{total physical memory} = 2^{10} \times 2^5 \\ = 2^{15}$$


$$\therefore \text{physical bit} = 15$$

Given, logical address bit = 32
∴ page size = $4KB = 2^{12}$

$$\therefore \text{Page table entry} = \frac{2^{32}}{2^{12}}$$


∴ if each entry size 4 byte

$$\text{physical address space for page table} = 4 \times \frac{2^{32}}{2^{12}} = 4 MB$$



Hierarchical page table

- two level page table
- is a paging scheme that consists two or more level page in hierarchy manner
- break up the logical address space into multiple page table




Help to solve if the size of page table is larger than frame size in memory?

Structure of pagetable

- ① Hierarchical / multilevel page table
- ② Hashed page table
- ③ Inverted page table

Inverted
pagetable



forward mapped
page table

Two level paging


A logical address (32 bit machine and 4KB page)

$$\text{page size} = 4\text{KB} = 2^{12}$$


∴ a page offset = 12 bit

$$\therefore \text{page number} = (32 - 12) = 20 \text{ bit}$$


For two level paging → the page number is divided into 2 part



logical address




Index



outer page table


P1

Index



page of page table

P2




Three level paging

64Bit machine → 4KB page

$$\therefore \text{page size} = 4\text{KB} = 2^{12}$$

$$\therefore \text{page offset, } d = 12$$

$$\therefore \text{page number, } p = 64 - 12 = 52 \text{ bit}$$



outer page inner page offset

P ₁	P ₂	d
42	10	12


2nd outer page outer inner offset

P ₁	P ₂	P ₃	d
32	10	10	12

Hashed Pagetable


logical

address space > 32 bits



Swapping

swapping is a memory management scheme in which any process can be temporarily swapped from main memory to secondary memory so that main memory can be available for other process.



Schematic view of
swapping