
Homework 8 Solutions

1 Register Allocation

1.1 Interference Graph



1.2 Spill Costs

| LR1 | LR2 | LR4 | LR5 | LR6 | LR7 |
|-----|----------|-----|----------|----------|----------|
| 3 | ∞ | 2 | ∞ | ∞ | ∞ |

1.3 Chaitin-Briggs

| LR7 | unconstrained | |
|-----|---------------|--|
| LR2 | unconstrained | any order |
| LR5 | unconstrained | |
| LR4 | 1 | $(\mathrm{LR1}=3/2,\mathrm{LR6}=\infty/2)$ |
| LR6 | unconstrained | any order |
| LR1 | unconstrained | |


1.4 Ordered Live Ranges

 $LR1,\,LR6,\,LR4,\,LR5,\,LR2,\,LR7$


1.5 Chaitin-Briggs




1. LR1 (\$t0)




2. LR6 (\$t1)




3. LR4 (uncolored)



4. LR5 (\$t1)



5. LR2 (\$t1)



6. LR7 (t0/t1)

1.6 Rewrite

```
\begin{array}{l} \dots \\ \text{L2:} \\ \text{loadI 9} \Rightarrow \text{LR8} \\ \text{storeAI LR8} \Rightarrow \text{rarp} \,, \, -24 \\ \text{addI LR1, LR8} \Rightarrow \text{LR6} \\ \text{storeAI LR6} \Rightarrow \text{rarp} \,, \, -20 \\ \text{loadAI rarp} \,, \, -24 \Rightarrow \text{LR9} \\ \text{writeInt LR9} \\ \text{jump L3} \\ \dots \end{array}
```

1.7 Register Rewrite

```
L0:
loadI 1 \implies \$t0
cbr \$t0 \rightarrow L1, L2
L1:
loadI 5 \implies \$t1
addI \$t1, 7 \implies \$t1
storeAI $t1 \Rightarrow rarp, -20
jumpI \rightarrow L3
L2:
loadI 9 \implies \$t1
storeAI $t1 => rarp, -24
addI \ \$t0, \ \$t1 \implies \$t1
storeAI $t1 \Rightarrow rarp, -20
loadAI rarp, -24 \implies \$t1
writeInt $t1
jump L3
L3:
writeInt $t0
loadAI rarp, -20 \Rightarrow \$t0
writeInt $t0
exit
```


1.8 Stopping Condition

Chaitin-Briggs algorithm stops when all live-ranges are colored, or coloring is not possible.

2 Dataflow Analysis

2.1 Partition

2.2 Rewrite



2.3 Find LiveOut

2.3.1 VARKILL and UEVar

| | START | L1 | L2 | L3 |
|---------|---------------|----------|---------------|-----|
| VARKILL | LR1, LR2, LR3 | LR4 | LR1, LR2 | Ø |
| UEVar | Ø | LR1, LR3 | LR1, LR6, LR5 | LR2 |

2.3.2 LiveOut Calculation

| | START | L1 | L2 | L3 |
|------|---------------|---------------|---------------|----|
| init | Ø | Ø | Ø | Ø |
| 1 | LR1, LR3 | LR1, LR2 | LR1, LR3, LR2 | Ø |
| 2 | LR1, LR3, LR2 | LR1, LR2, LR3 | LR1, LR3, LR2 | Ø |
| 3 | LR1, LR3, LR2 | LR1, LR2, LR3 | LR1, LR3, LR2 | Ø |

2.4 Interference Graph