2.6.4 GD32E230Gx QFN28 pin definitions

Table 2-7. GD32E230Gx QFN28 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
воото	1	1		Default: BOOT0
PF0-OSCIN	2	I/O	5VT	Default: PF0



ODOZEZOVA Datasnect					
Pin Name	Pins	Pin	I/O	Functions description	
		Type ⁽¹⁾	Level ⁽²⁾	111 1 1000 000	
				Alternate: I2C0_SDA	
				Additional: OSCIN	
PF1- OSCOUT	3	I/O	5VT	Default: PF1	
				Alternate: I2C0_SCL	
				Additional: OSCOUT	
NRST	4	I/O		Default: NRST	
V _{DDA}	5	Р		Default: V _{DDA}	
	6	I/O		Default: PA0	
PA0-WKUP				Alternate: USART0_CTS ⁽³⁾ , USART1_CTS ⁽⁴⁾ , CMP_OUT, I2C1_SCL ⁽⁵⁾	
				Additional: ADC_IN0, CMP_IM6, RTC_TAMP1, WKUP0	
				Default: PA1	
		I/O		Alternate: USART0 RTS ⁽³⁾ , USART1 RTS ⁽⁴⁾ ,	
PA1	7			I2C1 SDA ⁽⁵⁾ , EVENTOUT, TIMER14 CH0 ON ⁽⁵⁾	
				Additional: ADC IN1, CMP IP	
				Default: PA2	
				Alternate: USART0 TX ⁽³⁾ , USART1 TX ⁽⁴⁾ ,	
PA2	8	I/O		TIMER14 CH0 ⁽⁵⁾	
				_	
				Additional: ADC_IN2, CMP_IM7	
				Default: PA3	
PA3	9	I/O		Alternate: USART0_RX ⁽³⁾ , USART1_RX ⁽⁴⁾ ,	
				TIMER14_CH1 ⁽⁵⁾	
				Additional: ADC_IN3	
	10	I/O		Default: PA4	
PA4				Alternate: SPI0_NSS, I2S0_WS, USART0_CK ⁽³⁾ , USART1 CK ⁽⁴⁾ , TIMER13 CH0, SPI1 NSS ⁽⁵⁾	
				Additional: ADC_IN4, CMP_IM4	
DAE	11	I/O		Default: PA5	
PA5				Alternate: SPI0_SCK, I2S0_CK Additional: ADC IN5, CMP IM5	
	12	I/O		Default: PA6 Alternate: SPI0 MISO, I2S0 MCK, TIMER2 CH0,	
PA6				TIMERO_BRKIN, TIMER15_CH0, EVENTOUT,	
PAO				CMP_OUT	
				Additional: ADC_IN6	
				Default: PA7	
	13	I/O		Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,	
PA7				TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,	
I A				EVENTOUT	
				Additional: ADC_IN7	
PB0	14	I/O		Default: PB0	
				Alternate: TIMER2_CH2, TIMER0_CH1_ON,	
				USART1 RX ⁽⁴⁾ , EVENTOUT	
				Additional: ADC IN8	
				Default: PB1	
PB1	15	I/O		Alternate: TIMER2_CH3, TIMER13_CH0,	
				,	



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description
				TIMER0_CH2_ON, SPI1_SCK ⁽⁵⁾
				Additional: ADC_IN9
Vss	16	Р		Default: V _{SS}
V_{DD}	17	Р		Default: V _{DD}
PA8	18	I/O	5VT	Default: PA8
				Alternate: USART0_CK, TIMER0_CH0, CK_OUT,
				USART1_TX ⁽⁴⁾ , EVENTOUT
	19	I/O	5VT	Default: PA9
PA9 ⁽⁶⁾				Alternate: USART0_TX, TIMER0_CH1,
				TIMER14_BRKIN ⁽⁵⁾ , I2C0_SCL, CK_OUT
	20	I/O	5VT	Default: PA10
PA10 ⁽⁶⁾				Alternate: USART0_RX, TIMER0_CH2,
				TIMER16_BRKIN, I2C0_SDA
PA13	21	I/O	5VT	Default: PA13/SWDIO
1 7 13				Alternate: SWDIO, IFRP_OUT, SPI1_MISO ⁽⁵⁾
	22	I/O	5VT	Default: PA14/SWCLK
PA14				Alternate: USART0_TX ⁽³⁾ , USART1_TX ⁽⁴⁾ , SWCLK,
				SPI1_MOSI ⁽⁵⁾
	23	I/O	5VT	Default: PA15
PA15				Alternate: SPI0_NSS, I2S0_WS, USART0_RX ⁽³⁾ ,
				USART1_RX ⁽⁴⁾ , SPI1_NSS ⁽⁵⁾ , EVENTOUT
PB3	24	I/O	5VT	Default: PB3
				Alternate: SPI0_SCK, I2S0_CK, EVENTOUT
DD 4	25	I/O	5VT	Default: PB4
PB4				Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0,
				EVENTOUT, I2C0_TXFRAME, TIMER16_BRKIN Default: PB5
	26	I/O	5VT	Alternate: SPI0 MOSI,I2S0 SD, I2C0 SMBA,
PB5				TIMER15_BRKIN, TIMER2_CH1
				Additional: WKUP5
PB6	27	I/O	5VT	Default: PB6
				Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON
PB7	28	I/O	5VT	Default: PB7
				Alternate:I2C0_SDA,USART0_RX,TIMER16_CH0_ON

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32E230G4 devices only.
- (4) Functions are available on GD32E230G8/6 devices.
- (5) Functions are available on GD32E230G8 devices only.
- (6) Pin pair PA11/PA12 can be remapped instead of pin pair PA9/PA10 using SYSCFG_CFG0 register. *Table 2-10. Port A alternate functions summary* shows PA11/PA12 remap.