

MIDDLE EAST TECHNICAL UNIVERSITY
ELECTRICAL & ELECTRONICS ENGINEERING DEPARTMENT

EE446 COMPUTER ARCHITECTURE II - EXPERIMENT 3

Preliminary Work Report

Necati Teoman BAHAR

2515583

April 6, 2025

Introduction

In this report, the development process of a Multicycle ARM Processor that is capable of executing a limited amount of ARM instructions will be inspected and documented. The processor design method will be upgrading and modifying the previously proposed **Single-Cycle Processor**. The datapath will remain mostly unchanged apart from small additions, while the controller design approach will change to an **FSM** to accommodate the multicycle operations. In the upcoming sections, each block will be explained in further detail. Finally the testbench results will be shared and analyzed.

Datapath Design

As the multicycle processor is the successive architecture of the single-cycle processor, most of the datapath connections remain same. One of the significant change is the merging of the instruction and data memory into a single "ID Memory". Another one is the removal of all of the adders in the datapath and adding registers throughout the system. The removal of the adders is one of the main advantages of the multicycle processor, as it uses the already present ALU for all the arithmetical operations in the system by dividing the instructions into cycles, which is achieved by the additional registers placed in the system. The finalized datapath RTL view can be seen in Figure 1. The design is done using gate-level approach which only utilizes wires and module instantiations similar to the previous experiment that was done.




Figure 1: RTL view of the Finalized Datapath

MOV Instruction and Shifter

Similar to the single-cycle processor, a shifter with additional MUXs at the output and control signals are placed to the datapath. The MUXs are responsible for the rotation control signals when an instruction is need them, and the output MUX chooses between the nonshifted and shifted result as the finalized result.

Branch Instructions

Apart from the initial **Branch** instruction a constant binary is placed to the "**Write Destination**" port of the register file with a MUX. This MUX gives constant $4'b1110$ or the R_d part of the instruction. Also the "**Write Data**" input is MUXed with the ALUResult and the "PCPlus4" to achieve proper BL instruction. For the **BX** instruction, the final datapath is sufficient. The proper control signal generation achieves the function.

Controller Design

As the multicycle processor is an **FSM**, a state machine is written at the beginning. The proposed state machine is derived from the EE446 Lecture Notes used in the lectures. To create proper signals, the instruction bits are decoded and case signals, such as **Data-Processing**, **Branch and Memory**, are created. The created signals are then used with condition check signals and states to create final control signals that enters the datapath.

The control signals for the shifter is created by finding the needs for each instruction then using state signals to enable and disable correct components within the datapath. The next state determination uses the decoded signals and the current signals like a normal FSM. For the control signals of the added components, criteria are selected and embedded within a case block.

In addition, the design is able to handle all instructions within the desired cycle amounts. The RTL view of the finalized controller design can be seen in Figure 2.




Figure 2: RTL view of the Controller

Testbench Results

For this assignments, we were given a testbench with debugging helpers. The debugging helpers are used during the finalization of the design and the resulting design is able to pass the testbench. The result of the testbench with a **Pass** flag can be seen in Figure 3 below.

```

640000.00ns INFO cocotb.Multi_Cycle_Computer PC:0x48
640000.00ns INFO cocotb.Multi_Cycle_Computer Instruction:0xe3a0f010
640000.00ns INFO cocotb.Multi_Cycle_Computer regWriteData:0x10
640000.00ns INFO cocotb.Multi_Cycle_Computer Result:0x10
640000.00ns DEBUG Performance Model ***** DUT Controller Signals *****
640000.00ns INFO cocotb.Multi_Cycle_Computer FlagWrite:0x0
640000.00ns INFO cocotb.Multi_Cycle_Computer CondEx:0x1
640000.00ns INFO cocotb.Multi_Cycle_Computer CondExDelay:0x1
640000.00ns INFO cocotb.Multi_Cycle_Computer state:0x0
640000.00ns INFO cocotb.Multi_Cycle_Computer Z:0x1
645000.00ns DEBUG Performance Model ***** Positive Clock Edge: 63 *****
650000.00ns DEBUG Performance Model ***** Performance Model / DUT Data *****
650000.00ns DEBUG Performance Model PC:0x10 PC:0x10
650000.00ns DEBUG Performance Model Register0: 0x330 0x330
650000.00ns DEBUG Performance Model Register1: 0x13 0x13
650000.00ns DEBUG Performance Model Register2: 0x26 0x26
650000.00ns DEBUG Performance Model Register3: 0x2 0x2
650000.00ns DEBUG Performance Model Register4: 0x4c 0x4c
650000.00ns DEBUG Performance Model Register5: 0xa 0xa
650000.00ns DEBUG Performance Model Register6: 0x80000002 0x80000002
650000.00ns DEBUG Performance Model Register7: 0xffffffff 0xffffffff
650000.00ns DEBUG Performance Model Register8: 0x26 0x26
650000.00ns DEBUG Performance Model Register9: 0x0 0x0
650000.00ns DEBUG Performance Model Register10: 0x0 0x0
650000.00ns DEBUG Performance Model Register11: 0x0 0x0
650000.00ns DEBUG Performance Model Register12: 0x0 0x0
650000.00ns DEBUG Performance Model Register13: 0x0 0x0
650000.00ns DEBUG Performance Model Register14: 0x40 0x40
650000.00ns DEBUG Performance Model Register15: 0x14 0x14
650000.00ns INFO cocotb.regression Multi_cycle_test *[32mpassed*[49m*[39m
650000.00ns INFO cocotb.regression *****
** TEST STATUS SIM TIME (ns) REAL TIME (s) RATIO (ns/s) **
*****
** Multi_Cycle_Test.Multi_cycle_test *[32m PASS *[49m*[39m 650000.00 0.08 7660441.
*****
** TESTS=1 PASS=1 FAIL=0 SKIP=0 650000.00 0.12 5287190.72 **
*****
make[1]: Leaving directory '/c/Users/bahar/EE446_EXP3_2515583/Test_exp3'

```

Figure 3: Testbench Results

Conclusion

In this design, the design process of Multicycle Processor is examined. A datapath design approach similar to the **Single Cycle Processor** we have tackled in the previous experiment was sufficient however the controller design has changed significantly to achieve a more complex functionality. The creation of new paths for specific instructions in a new architecture was rewarding. This tasks has allowed me gain insight to architectural designs that are more present in the daily life in more detail.