

```
C:/Users/een455spring14_g2/Desktop/VHDL1/program_memory.vhd *
ln #
            library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
            entity program_memory is
   port(PMA: IN std_logic_vector(13 downto 0);
        PMD: INOUT std_logic_vector(23 downto 0);
        read: IN std_logic
          end program memory;
  architecture behav of program_memory is
                     type data is array(0 to 19) of std_logic_vector(23 downto 0);
                     begin
                         process (read, PMA)
                             variable memory: data;
variable index: integer;
                             begin
                                egin
memory(1) := "01000000000000000100000"; -- 0. AX0 = 2
memory(2) := "01000000000000001010101"; -- 1. AY1 = 3
memory(3) := "01000000000000000100010"; -- 2. MX0 = 4;
memory(4) := "0100000000000000100111"; -- 3. MY1 = 2;
memory(5) := "0100101101101101000111000"; -- 4. SI = B6A3
                                 memory(6) := "001010101010100010100000";
memory(7) := "001010000010100010110000";
                                                                                                          -- 4. AR = AX0 + AY1;
-- 5. MR0 = MX0 * MY1
                                 memory(8) := "00001111000000011111011"; -- 6. SR = Lshift (-5) memory(9) := "000001010000000000000"; -- Idle
                                    index:=conv_integer(PMA);
if (read = '1') then
                                       f (read = '1') then
PMD<=memory(index);</pre>
                            end process;
            end behav;
```