



```

1  library ieee;
2      use ieee.std_logic_1164.all;
3      use ieee.std_logic_unsigned.all;
4
5  entity program_memory is
6      port (PMA: IN std_logic_vector(13 downto 0);
7            PMD: INOUT std_logic_vector(23 downto 0);
8            read: IN std_logic
9            );
10 end program_memory;
11
12 architecture behav of program_memory is
13
14     type data is array(0 to 19) of std_logic_vector(23 downto 0);
15
16     begin
17         process(read, PMA)
18
19             variable memory: data;
20             variable index: integer;
21
22             begin
23                 memory(1) := "01000000000000000000000000000000"; -- 0. AX0 = 2
24                 memory(2) := "01000000000000000000000000000001"; -- 1. AY1 = 3
25                 memory(3) := "01000000000000000000000000000010"; -- 2. MX0 = 4;
26                 memory(4) := "01000000000000000000000000000011"; -- 3. MY1 = 2;
27                 memory(5) := "0100101101101010000111000"; -- 4. SI = B6A3
28
29                 memory(6) := "001010100110100010100000"; -- 4. AR = AX0 + AY1;
30                 memory(7) := "001010000010100010110000"; -- 5. MR0 = MX0 * MY1
31
32                 memory(8) := "00001111000000000000000000000000"; -- 6. SR = Lshift (-5)
33                 memory(9) := "00000001010000000000000000000000"; -- Idle
34
35                 index:=conv_integer(PMA);
36                 if (read = '1') then
37                     PMD<=memory(index);
38                 end if;
39             end process;
40         end behav;
41

```