
Organització I Estructura dels Computadors

Funcionament d'un computador tipus Von Neumann

- Programes guardats a memòria secundària: (disc dur; CD,....)
- •Unitat E/S porta el programa a executar fins a la memòria principal
- •Execució d'instruccions una-a-una



Funcionament- Organització i estructura

CPU:

- Responsable d'executar les instruccions
- Controlar el funcionament de la resta d'elements del computador.
- •Llegir les instruccions de memòria,
- •Interpretar-les
- •Realitzar les accions necessàries per executar-les.
- **•UNITAT DE CONTROL**
- •UNITAT DE PROCÉS O EXECUCIÓ
- •REGISTRES
- Memòria Caché (Nivells 1 i 2)

La CPU Unitat de Procés o Unitat d'Execució (Data path)

On s'executen les instruccions.

Multitud de Tasques:

- 1. Càlcul, operacions
- 2. Moviment de dades
- 3. Càlcul d'adreces...

Elements típics:

- Una o més ALUs:
 - o Operacions aritmètiques: suma, resta, desplaçament, complement
 - Operacions lògiques: AND, OR, XOR, NOT
 - Altre recurs de càlcul: multiplicador, desplaçadors (opcional)
- Un conjunt de registres:
 - operands i resultats
 - Nombre de registres = potència de la CPU
- Generador d'adreces.
- Cerca d'instruccions,
- Llegir, escriure dades de/a memòria


La CPU: Arquitectura vs Disseny

- L'arquitectura de la CPU vindrà donada pels requeriments dels arquitectes, que defineixen el format d'instruccions necessari i les necessitats requerides (capítol anterior)
- El disseny de la CPU intenta donar servei a aquesta arquitectura, desenvolupant un dispositiu (xip) capaç de complir els requeriments de l'arquitectura

Estructura bàsica de la CPU

Explicació / Recordatori estructura harvard

Single Cycle RISC-V Processor



Unitat Aritmetico Lògica (I)

La Unitat Aritmètic Lògica s'encarrega de tractar les dades, executant les operacions definides d'acord amb el programa en curs que s'està executant.


Tal i com s'ha comentat (i com defineix el seu nom) la ALU fa bàsicament

Operacions Aritmètiques

+

_


desplaçaments multiplicacions divisions Operacions Lògiques



ALU Result


Unitat Aritmetico Lògica (XIX)

Detall de la connexió entre el banc de registres i la ALU



Elements bàsics de l'arquitectura RISC-V

Independentment del tipus de CPU aquests elements sempre els trobem en l'arquitectura RISC-V



- . Camí de dades
- Control

- Disseny del camí de dades
- Exemple d'un programa executant-se

Example Program:

| Address | Instruction | Type | Fields | | | Ma | Machine Language | | |
|------------|----------------|------------|---|-------------------------|---------------------------------------|----------------------|------------------|--|--|
| 0x1000 L7: | lw x6, -4(x9) | Ι | imm _{11:0} 111111111100 | rs1 f3 01001 010 | rd 00110 | op 0000011 | FFC4A303 | | |
| 0x1004 | sw x6, 8(x9) | S | imm _{11:5} rs2 0000000 00110 | rs1 f3 01001 010 | imm_{4:0} 01000 | op 0100011 | 0064A423 | | |
| 0x1008 | or x4, x5, x6 | 5 R | funct7 rs2 0000000 00110 | rs1 f3 00101 110 | rd 00100 | op 0110011 | 0062E233 | | |
| 0x100C | beq x4, x4, L7 | В | imm _{12,10:5} rs2 1111111 00100 | rs1 f3 00100 000 | imm _{4:1,11} 10101 | op 1100011 | FE420AE3 | | |


- Datapath: Comencem amb la instrucció lw
- Exemple: lw x6, -4(x9)lw rd, imm(rs1)

I-Type

| 31:20 | 19:15 | 14:12 | 11:7 | 6:0 |
|---------------------|--------|--------|--------|--------|
| imm _{11:0} | rs1 | funct3 | rd | op |
| 12 bits | 5 bits | 3 bits | 5 bits | 7 bits |


Single-Cycle RISC-V Processor: Fetch 1 w

Pas 1: Fetch




Single-Cycle RISC-V Processor: lectura Reg. 1 W

Pas 2: Lectura operand font (rs1)




Single-Cycle RISC-V Processor: l'immediat a 1 W

Pas 3: Extenem l'immediat a 32 bits




Single-Cycle RISC-V Processor: adreça de 1 w




| Address | Instructi | on | Type | Fields | | | Ma | chine Language | |
|---------|-----------|--------|------|--------------|-------|-----|-------|----------------|----------|
| | | | _ | $imm_{11:0}$ | rs1 | f3 | rd | ор | |
| 0x1000 | L7: lw x6 | -4(x9) | I | 111111111100 | 01001 | 010 | 00110 | 0000011 | FFC4A303 |


Pas 5: Lectura de dades de la memòria I escriptura en el register especificat



Pas 6: Calcular l'adeça de la següent instrucció




- **Immediat:** Ara a {instr[31:25], instr[11:7]}
- Afegim senyals de control: ImmSrc, MemWrite



Single-Cycle RISC-V Processor: Immediat


| ImmSrc | ImmExt | Instruction Type |
|--------|--|------------------|
| 0 | {{20{instr[31]}}, instr[31:20]} | І-Туре |
| 1 | {{20{instr[31]}}, instr[31:25], instr[11:7]} | S-Type |



Això explia la necessitat del bit de control ImmSrc


Single-Cycle RISC-V Processor: R-type

- Lectura de rs1 i rs2 (en lloc de imm)
- Escriptura de ALUResult en rd




| Address | Instruction | Type | | Fiel | Ma | chine Language | |
|---------|--------------|-------------|-----------|------------|-----------|----------------|----------|
| | | | funct7 rs | s2 rs1 | f3 rd | ор | |
| 0x1008 | or $x4, x5,$ | х6 R | 0000000 | 0110 00101 | 110 00100 | 0110011 | 0062E233 |


Càlcul addreça PC: PC_{Target} = PC + imm




Single-Cycle Datapath: ImmExt

| ImmSrc _{1:0} | ImmExt | Instruction Type |
|-----------------------|---|------------------|
| 00 | {{20{instr[31]}}, instr[31:20]} | I-Type |
| 01 | {{20{instr[31]}}, instr[31:25], instr[11:7]} | S-Type |
| 10 | {{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0} | B-Type |






Single-Cycle Control




Single-Cycle Control: Main Decoder

| ор | Instr. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
|----|--------|----------|--------|--------|----------|-----------|--------|-------|
| 3 | lw | | | | | | | |
| 35 | sw | | | | | | | |
| 51 | R-type | | | | | | | |
| 99 | beq | | | | | | | |




Single-Cycle Control: Main Decoder

| ор | Instr. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
|----|--------|----------|--------|--------|----------|-----------|--------|-------|
| 3 | lw | 1 | 00 | 1 | 0 | 1 | 0 | 00 |
| 35 | sw | 0 | 01 | 1 | 1 | Х | 0 | 00 |
| 51 | R-type | 1 | XX | 0 | 0 | 0 | 0 | 10 |
| 99 | beq | 0 | 10 | 0 | 0 | Х | 1 | 01 |




Review: ALU

| ALUControl _{2:0} | Function |
|---------------------------|----------|
| 000 | add |
| 001 | subtract |
| 010 | and |
| 011 | or |
| 101 | SLT |




Review: ALU

| ALUControl _{2:0} | Function |
|---------------------------|----------|
| 000 | add |
| 001 | subtract |
| 010 | and |
| 011 | or |
| 101 | SLT |



Single-Cycle Control: ALU Decoder



Single-Cycle Control: ALU Decoder


| ALUOp | funct3 | op ₅ , funct7 ₅ | Instruction | ALUControl _{2:0} |
|-------|--------|---------------------------------------|-------------|---------------------------|
| 00 | Х | Х | lw, sw | 000 (add) |
| 01 | Х | Х | beq | 001 (subtract) |
| 10 | 000 | 00, 01, 10 | add | 000 (add) |
| | 000 | 11 | sub | 001 (subtract) |
| | 010 | Х | slt | 101 (set less than) |
| | 110 | Х | or | 011 (or) |
| | 111 | Х | and | 010 (and) |

 op_5

funct3_{2:0}

funct7₅

| 31 | 30 2 | 5 24 | 21 | 20 | 19 | 15 | 14 | 12 | 11 8 | 7 | 6 | 0 | |
|---------|-----------|-------|---------|--------|------|-----|--------|----|----------|---------|-----|-----|--------|
| fu | nct7 | | rs2 | | rs1 | | funct3 | 3 | re | d | opc | ode | R-type |
| 1 | , , | 11.0 | | | | | | | | 1 | - | | · · |
| 1 | imm[| [1:0] | | | rs1 | | funct3 | 3 | re | d | opc | ode | I-type |
| | n[11:5] | | rs2 | | ma 1 | | funct3 |) | imm | [4.0] | | | S-type |
| 111111 | [[11:0] | 1 | 152 | | rs1 | | Tunete |) | ШШ | [4.0] | opc | oue | 5-type |
| imm[12] | imm[10:5] | | rs2 | | rs1 | | funct3 | 3 | imm[4:1] | imm[11] | opc | ode | B-type |
| | | imn | n[31:1: | 2] | | | | | re | d | opc | ode | U-type |
| imm[20] | imm[| 10:1] | im | ım[11] | im | n[1 | 9:12] | | re | d | opc | ode | J-type |



ALUControl_{2:0}


ALUOp_{1:0}

ALU

Decoder

Exemple: and

| ор | Instruct | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
|----|----------|----------|--------|--------|----------|-----------|--------|-------|
| 51 | R-type | 1 | XX | 0 | 0 | 0 | 0 | 10 |



and x5, x6, x7

Extended Functionality: I-Type ALU

Millorem la funcionalitat del single-cycle processor afegint les instruccions I-Type ALU:

addi, andi, ori, and slti


- Similar a les instruccions R-type
- Pero la segona font és un immediat
- Cal canviar la ALUSrc per escollir l'immediat
- I ImmSrc per seleccionar l'opció correcta de l'immediat

Extended Functionality: I-Type ALU

| ор | Instruct. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
|----|-----------|----------|--------|--------|----------|-----------|--------|-------|
| 3 | lw | 1 | 00 | 1 | 0 | 1 | 0 | 00 |
| 35 | sw | 0 | 01 | 1 | 1 | X | 0 | 00 |
| 51 | R-type | 1 | XX | 0 | 0 | 0 | 0 | 10 |
| 99 | beq | 0 | 10 | 0 | 0 | Х | 1 | 01 |
| 19 | I-type | 1 | 00 | 1 | 0 | 0 | 0 | 10 |

Extended Functionality: addi

| ор | Instruct. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp |
|----|-----------|----------|--------|--------|----------|-----------|--------|-------|
| 19 | I-type | 1 | 00 | 1 | 0 | 0 | 0 | 10 |




Extended Functionality: jal

Afegim ara al single-cycle processor la possibilitat de fer servir instruccions de salt tipus jal

- Similar a beq
- Però ara el salt sempre es fa
 - PCSrc hauria de ser 1
- El format de l'Immediat és diferent
 - Necessitem un nou valor de ImmSrc Igual a 11
- A més jal ha de fer el càlcul PC+4 i guardar-lo en rd
 - Agafar el valor de PC+4 del sumador i guardar-ho al banc de registres a través del ResultMux

Extended Functionality: jal



Extended Functionality: ImmExt

| ImmSrc _{1:0} | ImmExt | Instruction Type |
|-----------------------|---|------------------|
| 00 | {{20{instr[31]}}, instr[31:20]} | I-Type |
| 01 | {{20{instr[31]}}, instr[31:25], instr[11:7]} | S-Type |
| 10 | {{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0} | В-Туре |
| 11 | {{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0} | J-Type |

I-Type

| 31:20 | 19:15 | 14:12 | 11:7 | 6:0 |
|---------------------|--------|--------|--------|--------|
| imm _{11:0} | rs1 | funct3 | rd | ор |
| 12 bits | 5 bits | 3 bits | 5 bits | 7 bits |

B-Type

| 31:25 | 24:20 | 19:15 | 14:12 | 11:7 | 6:0 |
|------------------------|--------|--------|--------|-----------------------|--------|
| imm _{12,10:5} | rs2 | rs1 | funct3 | imm _{4:1,11} | op |
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

S-Type


| 31:25 | 24:20 | 19:15 | 14:12 | 11:7 | 6:0 |
|---------------------|--------|--------|--------|--------------------|--------|
| imm _{11:5} | rs2 | rs1 | funct3 | imm _{4:0} | op |
| 7 bits | 5 bits | 5 bits | 3 bits | 5 bits | 7 bits |

J-Type

| 31:12 | 11:7 | 6:0 |
|---------------------------------|--------|--------|
| imm _{20,10:1,11,19:12} | rd | op |
| 20 bits | 5 bits | 7 bits |


Extended Functionality: jal

| ор | Instruct. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp | Jump |
|-----|-----------|----------|--------|--------|----------|-----------|--------|-------|------|
| 3 | lw | 1 | 00 | 1 | 0 | 10 | 0 | 00 | 0 |
| 35 | sw | 0 | 01 | 1 | 1 | XX | 0 | 00 | 0 |
| 51 | R-type | 1 | XX | 0 | 0 | 01 | 0 | 10 | 0 |
| 99 | beq | 0 | 10 | 0 | 0 | XX | 1 | 01 | 0 |
| 19 | I-type | 1 | 00 | 1 | 0 | 01 | 0 | 10 | 0 |
| 111 | jal | 1 | 11 | X | 0 | 10 | 0 | XX | 1 |





Extended Functionality: jal


| ор | Instruct. | RegWrite | ImmSrc | ALUSrc | MemWrite | ResultSrc | Branch | ALUOp | Jump |
|-----|-----------|----------|--------|--------|----------|-----------|--------|-------|------|
| 111 | jal | 1 | 11 | X | 0 | 10 | 0 | XX | 1 |



Comparativa disseny risc-v








Processor Performance

Program Execution Time

- = (#instructions)(cycles/instruction)(seconds/cycle)
- = # instructions x CPI x T_C



 T_C limitat pel camí més critic (**1w**)

Single-Cycle Processor Performance

Single-cycle critical path:

$$T_{c_single} = t_{pcq_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}]$$

Typically, limiting paths are:

- memory, ALU, register file

- So,
$$T_{c_single} = t_{pcq_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

= $t_{pcq_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup}$

Single- vs. Multicycle Processor

• Single-cicle:

- + simple
- Temps de cicle limitat per la instrucció més llarga (lw)
- Memòries separades per instruccions i dades
- 3 adders/ALUs

Multi-cicle:

- + Velocitat de clk més elevada!
- + Les instruccions més senzilles corren més ràpides en execució
- + reutilitzem hardware fent servir múltiples cicles
- El sequenciament de les capçaleres implica una pèrdua de temps en l'execució multi-cicle

Mateixos passos que en single-cycle:

- Primer datapath
- Després control

Multicycle Risc-v processor


- Disseny del camí de dades (igual que abans)
- Exemple d'un programa executant-se

Example Program:

| Address | Instruction | Type | | Fields | | Ma | chine Language |
|------------|----------------|----------------|---|-------------------------|---------------------------------------|----------------------|----------------|
| 0x1000 L7: | lw x6, -4(x9) | I | imm _{11:0} 111111111100 | rs1 f3 01001 010 | rd 00110 | op 0000011 | FFC4A303 |
| 0x1004 | sw x6, 8(x9) | S | imm _{11:5} rs2 0000000 00110 | rs1 f3 01001 010 | imm_{4:0} 01000 | op 0100011 | 0064A423 |
| 0x1008 | or x4, x5, x6 | 5 R | funct7 rs2 0000000 00110 | rs1 f3 00101 110 | rd 00100 | op 0110011 | 0062E233 |
| 0x100C | beq x4, x4, L7 | ⁷ В | imm _{12,10:5} rs2 1111111 00100 | rs1 f3 00100 000 | imm _{4:1,11} 10101 | op 1100011 | FE420AE3 |

Multicycle Datapath: Instruction Fetch


Pas 1: Fetch (un cicle)



lw x6, -4(x9)


Multicycle Datapath: 1w Get Sources

Pas 2: Lectura dels operands font del conjunt de registres i extenent l'immediat (1 cicle)




Multicycle Datapath: 1w Address

Pas 3: Calculem l'adreça de memòria a la que volem accedir (1 cicle)




Multicycle Datapath: 1w Memory Read

Pas 4: Lectura de dades de memòria (1 cicle)




Multicycle Datapath: 1w Write Register

Pas 5: Escriptura de la dada al registre destí (1 cicle)




Multicycle Datapath: Increment PC

Pas 6: Incrementem PC: PC = PC+4 (es pot incloure en l'anterior cicle si posem un sumador extra)



Multicycle Datapath: sw


Escriptura de dades de **rs2** a memòria (aquesta és l'etapa que faltaria. Com seria l'execució complerta?)




Multicycle Datapath: beq

Càlcul Adreça de Salt associada al Brach:

$$ASB = PC + imm$$





PC l'actualitzem a la fase de Fetch stage, cal guardar l'antic (actual) PC




Multicycle Risc-V Processor

Unitat de Control del procesador multi-cicle






| ор | Instruction | ImmSrc |
|----|-------------|--------|
| 3 | lw | 00 |
| 35 | sw | 01 |
| 51 | R-type | XX |
| 99 | beq | 10 |




Posant ordre a la FSM:


- Senyals de Write enable (RegWrite, MemWrite, IRWrite, PCUpdate, i Branch) són 0 si no apareixen a l'estat.
- Altres senyals no importa el seu valor si no apareixen a l'estat


Multicycle RISC-V Processor. FETCH








Multicycle RISC-V Processor. Adress















Calculate PC+4
during Fetch stage
(ALU isn't being used)




Recàlcul del FETCH









Multicycle RISC-V Processor. R-type






Multicycle RISC-V Processor. R-type

write back





Escriptura en el registre destí





Need to calculate:

- Branch Target Address
- rs1 rs2 (to see if equal)
- ALU isn't being used in Decode stage
 - Use it to calculate Target Address (PC + imm)













Extending the RISC-V Multicycle Processor





I type Execució en ALU












Multicycle Performance

 Les instruccions prenen different nombre de cicles:

```
- 3 cicles: beq
```

- 4 cicles: R-type, addi, sw , jal
- 5 cicles: lw
- CPI es calcula promitjant
- SPECINT2000 benchmark:
 - 25% loads
 - 10% stores
 - 13% branches
 - 52% R-type

$$\langle CPI \rangle = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12$$



Camins critics del processador multicicle:

- Consideracions:
 - RF is més ràpid que la memòria
 - L'escriptura de memòria és més ràpida que la lectura

$$T_{c_multi} = t_{pcq} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$

| Element | Parameter | Delay (ps) |
|------------------------|-----------------------|------------|
| Register clock-to-Q | $t_{pcq\ PC}$ | 40 |
| Register setup | $t_{ m setup}$ | 50 |
| Multiplexer | $t_{ m mux}$ | 30 |
| AND-OR gate | $t_{ m AND-OR}$ | 20 |
| ALU | $t_{ m ALU}$ | 120 |
| Decoder (Control Unit) | $t_{ m dec}$ | 25 |
| Extend unit | $t_{ m dec}$ | 35 |
| Memory read | $t_{ m mem}$ | 200 |
| Register file read | $t_{RF\mathrm{read}}$ | 100 |
| Register file setup | $t_{RF m setup}$ | 60 |

$$T_{c_multi} = t_{pcq} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$

For a program with 100 billion instructions executing on a multicycle RISC-V processor


- **CPI** = 4.12 cycles/instruction
- Clock cycle time: T_{c_multi} = 375 ps

Execution Time = (# instructions) \times CPI \times T_c


Pipelined RISC-V Processor


- Temporal parallelism
- Divide single-cycle processor into 5 stages:
 - Fetch
 - Decode
 - Execute
 - Memory
 - Writeback
- Add pipeline registers between stages


Single-Cycle




Pipelined









Signals in Pipelined Processor are appended with first letter of stage (i.e., PCF, PCD, PCE).





- Rd must arrive at same time as Result
- Register file written on falling edge of CLK



- Same control unit as single-cycle processor
- Control signals travel with the instruction (drop off when used)