


---

# Organització | Estructura dels Computadors

# Funcionament d'un computador tipus Von Neumann

- Programes guardats a memòria secundària: (disc dur; CD,...)
- Unitat E/S porta el programa a executar fins a la memòria principal
- Execució d'instruccions una-a-una



# Funcionament- Organització i estructura

---

## **CPU:**

- Responsable d'executar les instruccions
- Controlar el funcionament de la resta d'elements del computador.
- Llegir les instruccions de memòria,
- Interpretar-les
- Realitzar les accions necessàries per executar-les.

- UNITAT DE CONTROL
- UNITAT DE PROCÉS O EXECUCIÓ
- REGISTRES
- Memòria Caché (Nivells 1 i 2)

# La CPU Unitat de Procés o Unitat d'Execució (Data path)

---

On s'executen les instruccions.

Multitud de Tasques:

1. Càlcul, operacions
2. Moviment de dades
3. Càlcul d'adreces...

Elements típics:

- Una o més ALUs:
  - Operacions aritmètiques: suma, resta, desplaçament, complement
  - Operacions lògiques: AND, OR, XOR, NOT
  - Altre recurs de càlcul: multiplicador, desplaçadors (opcional)
- Un conjunt de registres:
  - operands i resultats
  - Nombre de registres = potència de la CPU
- Generador d'adreces.
- Cerca d'instruccions,
- Llegir, escriure dades de/a memòria

## La CPU: Arquitectura vs Disseny


---

- L'arquitectura de la CPU vindrà donada pels requeriments dels arquitectes, que defineixen el format d'instruccions necessari i les necessitats requerides (capítol anterior)
- El disseny de la CPU intenta donar servei a aquesta arquitectura, desenvolupant un dispositiu (xip) capaç de complir els requeriments de l'arquitectura

# Estructura bàsica de la CPU

Explicació / Recordatori estructura harvard

Single Cycle RISC-V Processor



# Unitat Aritmetico Lògica (I)

---

La Unitat Aritmètic Lògica s'encarrega de tractar les dades, executant les operacions definides d'acord amb el programa en curs que s'està executant.


Tal i com s'ha comentat (i com defineix el seu nom) la ALU fa bàsicament

## Operacions Aritmètiques

+  
-  
desplaçaments  
multiplicacions  
divisions

## Operacions Lògiques


AND  
OR  
NOT  
NAND  
NOR



# Unitat Aritmetico Lògica (XIX)

---


Detall de la connexió entre el banc de registres i la ALU





# Elements bàsics de l'arquitectura RISC-V

Independentment del tipus de CPU aquests elements sempre els trobem en l'arquitectura RISC-V



# **Single-Cycle RISC-V Processor**

---

- Camí de dades
- Control

# Single-Cycle RISC-V Processor

- Disseny del camí de dades
- Exemple d'un programa executant-se

## Example Program:


Address	Instruction	Type	Fields					Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3	rd	op		
			111111111100	01001	010	00110	0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
			00000000 00110	01001	010	01000	0100011	0064A423	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	
			00000000 00110	00101	110	00100	0110011	0062E233	
0x100C	beq x4, x4, L7	B	imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub>	op	
			11111111 00100	00100	000	10101	1100011	FE420AE3	

# Single-Cycle RISC-V Processor

---


- **Datapath:** Comencem amb la instrucció `lw`
- **Example:** `lw x6, -4(x9)`  
`lw rd, imm(rs1)`

## I-Type



# Single-Cycle RISC-V Processor: Fetch `lw`


## Pas 1: Fetch



Address	Instruction	Type	Fields	Machine Language
0x1000	L7: lw x6, -4(x9)	I	<div><div>imm<sub>11:0</sub></div><div>1111111111100</div><div>rs1</div><div>01001</div><div>f3</div><div>010</div><div>rd</div><div>00110</div><div>op</div><div>0000011</div></div>	FFC4A303

# Single-Cycle RISC-V Processor: lectura Reg. lw


## Pas 2: Lectura operand font (rs1)



Address	Instruction	Type	Fields				Machine Language
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3	rd	op
			1111111111100	01001	010	00110	0000011
							FFC4A303


# Single-Cycle RISC-V Processor: l'immmediat a 1w

## Pas 3: Extenem l'immmediat a 32 bits



# Single-Cycle RISC-V Processor: adreça de lw

**Pas 4:** Computem l'adreça de memòria




ALUControl <sub>2,0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT

Address	Instruction	Type	Fields	Machine Language										
0x1000	L7: lw x6, -4(x9)	I	<table><tr><td>imm<sub>11:0</sub></td><td>rs1</td><td>f3</td><td>rd</td><td>op</td></tr><tr><td>111111111100</td><td>01001</td><td>010</td><td>00110</td><td>0000011</td></tr></table>	imm <sub>11:0</sub>	rs1	f3	rd	op	111111111100	01001	010	00110	0000011	FFC4A303
imm <sub>11:0</sub>	rs1	f3	rd	op										
111111111100	01001	010	00110	0000011										



# Single-Cycle RISC-V Processor: lw


**Pas 5:** Lectura de dades de la memòria i escriptura en el register especificat



Address	Instruction	Type	Fields	Machine Language										
0x1000	L7: lw x6, -4(x9)	I	<table><tr><td>imm<sub>11:0</sub></td><td>rs1</td><td>f3</td><td>rd</td><td>op</td></tr><tr><td>1111111111100</td><td>01001</td><td>010</td><td>00110</td><td>0000011</td></tr></table>	imm <sub>11:0</sub>	rs1	f3	rd	op	1111111111100	01001	010	00110	0000011	FFC4A303
imm <sub>11:0</sub>	rs1	f3	rd	op										
1111111111100	01001	010	00110	0000011										

# Single-Cycle RISC-V Processor: lw


## Pas 6: Calcular l'adeça de la següent instrucció



Address	Instruction	Type	Fields	Machine Language										
0x1000	L7: lw x6, -4(x9)	I	<table><tr><td><b>imm<sub>11:0</sub></b></td><td><b>rs1</b></td><td><b>f3</b></td><td><b>rd</b></td><td><b>op</b></td></tr><tr><td>1111111111100</td><td>01001</td><td>010</td><td>00110</td><td>0000011</td></tr></table>	<b>imm<sub>11:0</sub></b>	<b>rs1</b>	<b>f3</b>	<b>rd</b>	<b>op</b>	1111111111100	01001	010	00110	0000011	FFC4A303
<b>imm<sub>11:0</sub></b>	<b>rs1</b>	<b>f3</b>	<b>rd</b>	<b>op</b>										
1111111111100	01001	010	00110	0000011										

# Single-Cycle RISC-V Processor: S<sub>W</sub>

- **Immediat:** Ara a {instr[31:25], instr[11:7]}
- **Afegim senyals de control:** ImmSrc, MemWrite




Address	Instruction	Type	Fields					Machine Language	
			imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
0x1004	sw x6, 8(x9)	S	0000000	00110	01001	010	01000	0100011	0064A423

Compte amb la distribució de bits de l'immediat!!


# Single-Cycle RISC-V Processor: Immediate

ImmSrc	ImmExt	Instruction Type
0	{{20{instr[31]}}, <b>instr[31:20]</b> }	I-Type
1	{{20{instr[31]}}, <b>instr[31:25], instr[11:7]</b> }	S-Type

## I-Type




## S-Type



Això explica la necessitat del bit de control ImmSrc

# Single-Cycle RISC-V Processor: R-type


- Lectura de **rs1** i **rs2** (en lloc de imm)
- Escripura de *ALUResult* en **rd**



Address	Instruction	Type	Fields					Machine Language	
			funct7	rs2	rs1	f3	rd	op	
0x1008	or x4, x5, x6	R	0000000	00110	00101	110	00100	0110011	0062E233

# Single-Cycle RISC-V Processor: beq

Càlcul **adreça PC**:  $PC_{Target} = PC + imm$




Address	Instruction	Type	Fields					Machine Language	
			<b>imm<sub>12,10:5</sub></b>	<b>rs2</b>	<b>rs1</b>	<b>f3</b>	<b>imm<sub>4:1,11</sub></b>	<b>op</b>	
0x100C	beq x4, x4, L7	B	1111111	00100	00100	000	10101	1100011	FE420AE3


# Single-Cycle Datapath: ImmExt

ImmSrc <sub>1:0</sub>	ImmExt	Instruction Type
00	{{20{instr[31]}}, <b>instr[31:20]</b> }	I-Type
01	{{20{instr[31]}}, <b>instr[31:25], instr[11:7]</b> }	S-Type
10	{{19{instr[31]}}, <b>instr[31], instr[7], instr[30:25], instr[11:8], 1'b0</b> }	B-Type


## I-Type




## S-Type



## B-Type




# Single-Cycle RISC-V Processor






# Single-Cycle Control

## High-Level View




## Low-Level View




# Single-Cycle Control: Main Decoder

op	Instr.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	<b>lw</b>							
35	<b>sw</b>							
51	R-type							
99	<b>beq</b>							




\_\_\_\_\_



# Review: ALU


---

ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT




# Review: ALU

ALUControl <sub>2:0</sub>	Function
000	add
001	subtract
010	and
011	or
101	SLT



# Single-Cycle Control: ALU Decoder

---




# Single-Cycle Control: ALU Decoder

ALUOp	funct3	op <sub>5</sub> , funct7 <sub>5</sub>	Instruction	ALUControl <sub>2:0</sub>
00	x	x	<b>lw, sw</b>	000 (add)
01	x	x	<b>beq</b>	001 (subtract)
10	000	00, 01, 10	<b>add</b>	000 (add)
	000	11	<b>sub</b>	001 (subtract)
	010	x	<b>slt</b>	101 (set less than)
	110	x	<b>or</b>	011 (or)
	111	x	<b>and</b>	010 (and)


31	30	25	24	21	20	19	15	14	12	11	8	7	6	0		
funct7				rs2		rs1	funct3		rd			opcode			R-type	
imm[11:0]						rs1	funct3		rd			opcode			I-type	
imm[11:5]				rs2		rs1	funct3		imm[4:0]			opcode			S-type	
imm[12]		imm[10:5]		rs2		rs1	funct3		imm[4:1]		imm[11]		opcode		B-type	
imm[31:12]										rd			opcode			U-type
imm[20]		imm[10:1]			imm[11]		imm[19:12]			rd			opcode			J-type

op	Instr.
3	<b>lw</b>
35	<b>sw</b>
51	R-type
99	<b>beq</b>



# Example: and

op	Instruct	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
51	R-type	1	XX	0	0	0	0	10



and x5, x6, x7



# Extended Functionality: I-Type ALU

---

Millorem la funcionalitat del single-cycle processor afegint les instruccions **I-Type ALU**:

`addi, andi, ori, and slti`

- **Similar a** les instruccions **R-type**
- Pero la **segona font** és un **immediat**
- Cal canviar la **ALUSrc** per escollir l'immediat
- I **ImmSrc** per seleccionar l'opció correcta de l'immediat


# Extended Functionality: I-Type ALU

---

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
3	<b>lw</b>	1	00	1	0	1	0	00
35	<b>sw</b>	0	01	1	1	X	0	00
51	R-type	1	XX	0	0	0	0	10
99	<b>beq</b>	0	10	0	0	X	1	01
19	<b>I-type</b>	1	00	1	0	0	0	10

# Extended Functionality: addi

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp
19	I-type	1	00	1	0	0	0	10



`addi x5, x6, -33`

# Extended Functionality: jal


---

Afegim ara al single-cycle processor la possibilitat de fer servir instruccions de salt tipus `jal`

- **Similar a `beq`**
- Però ara el salt **sempre es fa**
  - *PCSrc* hauria de ser 1
- **El format de l'Immediat és diferent**
  - Necessitem un nou valor de *ImmSrc* igual a 11
- A més `jal` ha de fer el càlcul **PC+4** i guardar-lo en **rd**
  - Agafar el valor de PC+4 del sumador i guardar-ho al banc de registres a través del ResultMux

# Extended Functionality: jal


---




# Extended Functionality: *ImmExt*

ImmSrc <sub>1:0</sub>	ImmExt	Instruction Type
00	{{20{instr[31]}}, instr[31:20]}	I-Type
01	{{20{instr[31]}}, instr[31:25], instr[11:7]}	S-Type
10	{{19{instr[31]}}, instr[31], instr[7], instr[30:25], instr[11:8], 1'b0}	B-Type
11	{{12{instr[31]}}, instr[19:12], instr[20], instr[30:21], 1'b0}	J-Type


## I-Type




## B-Type



## S-Type




## J-Type




# Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
3	<b>lw</b>	1	00	1	0	10	0	00	0
35	<b>sw</b>	0	01	1	1	XX	0	00	0
51	R-type	1	XX	0	0	01	0	10	0
99	<b>beq</b>	0	10	0	0	XX	1	01	0
19	<b>I-type</b>	1	00	1	0	01	0	10	0
111	<b>jal</b>	1	11	X	0	10	0	XX	1




# Extended Functionality: jal

op	Instruct.	RegWrite	ImmSrc	ALUSrc	MemWrite	ResultSrc	Branch	ALUOp	Jump
111	jal	1	11	X	0	10	0	XX	1







# Comparativa disseny risc-v



Single Cycle RISC-V Processor

add x10 x0 x0




# Processor Performance

## Program Execution Time

$$= (\# \text{instructions})(\text{cycles/instruction})(\text{seconds/cycle})$$

$$= \# \text{ instructions} \times \text{CPI} \times T_C$$



$T_C$  limitat pel camí més crític (**1w**)

# Single-Cycle Processor Performance

---

- Single-cycle critical path:

$$T_{c\_single} = t_{pcq\_PC} + t_{mem} + \max[t_{RFread}, t_{dec} + t_{ext} + t_{mux}] + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup}$$

- Typically, limiting paths are:

- memory, ALU, register file

- So, 
$$\begin{aligned} T_{c\_single} &= t_{pcq\_PC} + t_{mem} + t_{RFread} + t_{ALU} + t_{mem} + t_{mux} + t_{RFsetup} \\ &= t_{pcq\_PC} + 2t_{mem} + t_{RFread} + t_{ALU} + t_{mux} + t_{RFsetup} \end{aligned}$$

# Single- vs. Multicycle Processor

---

- **Single-cycle:**

- + simple
- Temps de cycle limitat per la instrucció més llarga ( $\tau_w$ )
- Memòries separades per instruccions i dades
- 3 adders/ALUs

- **Multi-cycle:**

- + Velocitat de clk més elevada!
- + Les instruccions més senzilles corren més ràpides en execució
- + reutilitzem hardware fent servir múltiples cicles
- El seqüenciamet de les capçaleres implica una pèrdua de temps en l'execució multi-cycle

**Mateixos passos  
que en single-cycle:**

- **Primer datapath**
- **Després control**

---

# **Multicycle Risc-v processor**

# Multiycle RISC-V Processor

- Disseny del camí de dades (igual que abans)
- Exemple d'un programa executant-se


## Example Program:

Address	Instruction	Type	Fields					Machine Language	
0x1000	L7: lw x6, -4(x9)	I	imm <sub>11:0</sub>	rs1	f3	rd	op		
			111111111100	01001	010	00110	0000011	FFC4A303	
0x1004	sw x6, 8(x9)	S	imm <sub>11:5</sub>	rs2	rs1	f3	imm <sub>4:0</sub>	op	
			0000000 00110	01001	010	01000	0100011	0064A423	
0x1008	or x4, x5, x6	R	funct7	rs2	rs1	f3	rd	op	
			0000000 00110	00101	110	00100	0110011	0062E233	
0x100C	beq x4, x4, L7	B	imm <sub>12,10:5</sub>	rs2	rs1	f3	imm <sub>4:1,11</sub>	op	
			1111111 00100	00100	000	10101	1100011	FE420AE3	

# Multicycle Datapath: Instruction Fetch

---

## Pas 1: Fetch (un cycle)




`lw x6, -4(x9)`

# Multicycle Datapath: 1<sup>w</sup> Get Sources

---


**Pas 2:** Lectura dels operands font del conjunt de registres i extenent l'immediat (1 cicle)






# Multicycle Datapath: 1w Address

**Pas 3:** Calculem l'adreça de memòria a la que volem accedir (1 cicle)




# Multicycle Datapath: 1<sub>w</sub> Memory Read

## Pas 4: Lectura de dades de memòria (1 cicle)




# Multicycle Datapath: $1_w$ Write Register

**Pas 5:** Escritura de la dada al registre destí  
(1 cicle)




# Multicycle Datapath: Increment PC

**Pas 6:** Incrementem PC:  $PC = PC + 4$  (es pot incloure en l'anterior cicle si posem un sumador extra)



# Multicycle Datapath: sw


Espectura de dades de rs2 a memòria  
(aquesta és l'etapa que faltaria. Com seria  
l'execució complerta?)



# Multicycle Datapath: beq


Càlcul Adreça de Salt associada al Branch:

$$ASB = PC + imm$$



PC l'actualitzem a la fase de Fetch stage, cal guardar l'antic (**actual**) PC

# Multicycle RISC-V Processor



# Multicycle Risc-V Processor


---

Unitat de Control del procesador multi-cicle




# Multicycle RISC-V Processor

## High-Level View




## Low-Level View




# Multicycle RISC-V Processor

---



op	Instruction	ImmSrc
3	<b>lw</b>	00
35	<b>sw</b>	01
51	R-type	XX
99	<b>beq</b>	10

# Multicycle RISC-V Processor: FSM




Posant ordre a la FSM:


- **Senyals de Write enable** (RegWrite, MemWrite, IRWrite, PCUpdate, i Branch) són **0** si no apareixen a l'estat.
- **Altres senyals no importa el seu valor** si no apareixen a l'estat



# Multicycle RISC-V Processor. DEC




# Multicycle RISC-V Processor. Address




# Multicycle RISC-V Processor

---



Lectura de memòria


# Multicycle RISC-V Processor






# Multicycle RISC-V Processor

---




Escritura de registre

# Multicycle RISC-V Processor



# Multicycle RISC-V Processor

Calculate **PC+4**  
during Fetch stage  
(ALU isn't being  
used)




Recàlcul del FETCH

\_\_\_\_\_




# Multicycle RISC-V Processor. sw




Execució de l'escriptura en Memòria  
Instrucció sw

# Multicycle RISC-V Processor




# Multicycle RISC-V Processor. R-type




Execució

# Multicycle RISC-V Processor






# Multicycle RISC-V Processor. R-type write back



Escritura en el registre destí

# Multicycle RISC-V Processor




# Multicycle RISC-V Processor. beq


---

- **Need to calculate:**
  - Branch Target Address
  - **rs1** - **rs2** (to see if equal)
- **ALU** isn't being used in Decode stage
  - Use it to calculate Target Address ( $PC + imm$ )


# Multicycle RISC-V Processor




# Multicycle RISC-V Processor



# Multicycle RISC-V Processor



# Multicycle RISC-V Processor




# Multicycle RISC-V Processor

---

## **Extending the RISC-V Multicycle Processor**



# Multicycle RISC-V Processor




I type Execució en ALU


# Multicycle RISC-V Processor

## S8: Executel


ALUSrcA = 10  
ALUSrcB = 01  
ALUOp = 10



# Multicycle RISC-V Processor. Jal




# Multicycle RISC-V Processor




# Multicycle RISC-V Processor

**PC + 4** is  
written to rd  
in **S7: ALUWB**



# Multicycle RISC-V Processor

State	Datapath $\mu$ Op
Fetch	Instr $\leftarrow$ Mem[PC]; PC $\leftarrow$ PC+4
Decode	ALUOut $\leftarrow$ PCTarget
MemAdr	ALUOut $\leftarrow$ rs1 + imm
MemRead	Data $\leftarrow$ Mem[ALUOut]
MemWB	rd $\leftarrow$ Data
MemWrite	Mem[ALUOut] $\leftarrow$ rd
ExecuteR	ALUOut $\leftarrow$ rs1 op rs2
ExecuteI	ALUOut $\leftarrow$ rs1 op imm
ALUWB	rd $\leftarrow$ ALUOut
BEQ	ALUResult = rs1-rs2; if Zero, PC = ALUOut
JAL	PC = ALUOut; ALUOut = PC+4



# Multicycle RISC-V Processor

---

## **Multicycle Performance**

# Multicycle RISC-V Processor

---

- Les instructions prennent différent nombre de cycles:
  - 3 cycles: `beq`
  - 4 cycles: `R-type`, `addi`, `sw`, `jal`
  - 5 cycles: `lw`
- CPI es calcula promitjant
- SPECINT2000 benchmark:
  - 25% loads
  - 10% stores
  - 13% branches
  - 52% R-type


$$\langle \text{CPI} \rangle = (0.13)(3) + (0.52 + 0.10)(4) + (0.25)(5) = 4.12$$



# Multicycle RISC-V Processor

Potential Critical Paths:

- Calculate PC + 4 or
- Read Memory



# Multicycle RISC-V Processor

---

Camins critics del processador multicycle:

- **Consideracions:**
  - RF is més ràpid que la memòria
  - L'escriptura de memòria és més ràpida que la lectura

$$T_{c\_multi} = t_{pcq} + t_{dec} + 2t_{mux} + \max(t_{ALU}, t_{mem}) + t_{setup}$$

# Multicycle RISC-V Processor

---

Element	Parameter	Delay (ps)
Register clock-to-Q	$t_{pcq \text{ PC}}$	40
Register setup	$t_{\text{setup}}$	50
Multiplexer	$t_{\text{mux}}$	30
AND-OR gate	$t_{\text{AND-OR}}$	20
ALU	$t_{\text{ALU}}$	120
Decoder (Control Unit)	$t_{\text{dec}}$	25
Extend unit	$t_{\text{dec}}$	35
Memory read	$t_{\text{mem}}$	200
Register file read	$t_{\text{RFread}}$	100
Register file setup	$t_{\text{RFsetup}}$	60

$$T_{c\_multi} = t_{pcq} + t_{\text{dec}} + 2t_{\text{mux}} + \max(t_{\text{ALU}}, t_{\text{mem}}) + t_{\text{setup}}$$

$$=$$

# Multicycle RISC-V Processor

---

For a program with **100 billion** instructions executing on a **multicycle** RISC-V processor

- CPI = 4.12 cycles/instruction
- Clock cycle time:  $T_{c\_multi} = 375 \text{ ps}$

**Execution Time** = (# instructions)  $\times$  CPI  $\times T_c$

Multicycle RISC-V Processor

---

# **Pipelined RISC-V Processor**


# Multicycle RISC-V Processor

---


- Temporal parallelism
- Divide single-cycle processor into 5 stages:
  - Fetch
  - Decode
  - Execute
  - Memory
  - Writeback
- Add pipeline registers between stages

# Multicycle RISC-V Processor


## Single-Cycle



## Pipelined





# Multicycle RISC-V Processor






# Multicycle RISC-V Processor




Signals in  
Pipelined  
Processor are  
appended with  
first letter of  
stage (i.e., PCF,  
PCD, PCE).

# Multicycle RISC-V Processor



- *Rd* must arrive at same time as *Result*
- Register file written on *falling edge* of *CLK*

# Multicycle RISC-V Processor



- **Same control unit** as single-cycle processor
- **Control signals travel with** the instruction (drop off when used)