## vsim:/tb/MyMips/HazardUnitNew/i\_branchEx CprE 381: Computer Organization and Assembly-Level Programming

## **Project Part 2 Report**

Team Members: Jack Sebahar

Peter Wissman

John Lavigne

Project Teams Group #: 1

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[1.a] Come up with a global list of the datapath values and control signals that are required during each pipeline stage.

#### IF/ID stage:

- s Clk
- s Flush
- s Stall
- s Inst
- s PC

#### ID/EX stage:

- s Clk
- s RST
- s Stall
- s ALUSrcSel
- s\_ALUOpCode
- s regDst
- s MemWrEn
- s branchSel
- s memToRegSel
- s regRsIn
- s regRtIn
- s RegWrAddr
- s JaloDataWrite
- s regRsOut
- s regRtOut

- s\_immMuxOut
- s\_jumpAddr
- s\_branchAddr
- s jumpSel
- s\_jumpRegSel
- s jalSel
- s\_memReadSel
- s regWr
- s\_PC
- s\_Halt


#### EX /MEM:

- s\_CLK
- s RST
- s\_readData2
- s\_aluOut
- s\_writeReg
- s\_overflow
- s\_MemtoReg
- s\_weMem
- s\_weReg
- s DMemRead
- s\_halt

#### MEM/WB

- s CLK
- s RST
- s\_memReadData
- s aluOut
- s writeReg
- s overflow
- s\_MemtoReg
- s\_weReg
- s\_halt

### [1.b.ii] high-level schematic drawing of the interconnection between components.



[1.c.i] include an annotated waveform in your writeup and provide a short discussion of result correctness.

The program tested here is software\_test1. It uses every instruction ran by our processor with instructions arranged so that it avoids any hazards. It also uses nops occasionally if the aforementioned strategy does not work. The test was successful.

	1											
	0											
∳ iInstLd	0											
<b></b>	32'hXXXXXXXX	XXXXXXX										
■   iInstExt  iinstEx	32'hXXXXXXXX	XXXXXXX										
■ ◆ oALUOut	32'hXXXXXXXX	00000000				10010000	00000000			10010000	00000000	
s_DMemWr	U											
	32'hXXXXXXXX	00000000			10010000	00000000			10010000	00000000		
<u>■</u> → s_DMemData	32'hXXXXXXXX	00000000							10010000	00000000		
<u>■</u> ◆ s_DMemOut	32'hXXXXXXXX	XXXXXXXX										
♦ s_RegWr	U											
<b>★</b> ★ s_RegWrAddr	5'hXX	00				01	00			01	00	
■ ◆ s_RegWrData	32'hXXXXXXXX	00000000				10010000	00000000			10010000	00000000	
<b></b> → s_IMemAddr	32'hXXXXXXXX	00400000	00400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028
<u>★</u> →  s_NextInstAddr	32'hXXXXXXXX	(00400000	00400004	00400008	0040000C	00400010	00400014	00400018	0040001C	00400020	00400024	00400028
	32'h3C011001	3C011001	00000000			34210000	00000000			00019820	00000000	

The "s\_Inst" signal at the very bottom contains the instruction being loaded. As you can see, the first instruction "3C011001" gets loaded into the IF/ID stage in the first clock cycle. The next


instruction was a stall, "00000000", which gets loaded into the IF/ID stage in the next cycle as the previous instruction moves to the next stage. You can see when an instruction makes it through the pipeline 4 cycles later, when the signal "s RegWrAddr" changes its value.

[1.c.ii] Include an annotated waveform in your writeup of two iterations or recursions of these programs executing correctly and provide a short discussion of result correctness. In your waveform and annotation, provide 3 different examples (at least one data-flow and one control-flow) of where you did not have to use the maximum number of NOPs.

This test works the same way as the previous one, just with many more instructions.

	0																	
	0																	
	0																	
<b>   .</b>	32'hXXXXXXXX	XXX	XXXX															
<b>InstExt</b>	32'hXXXXXXXX	XXX	XXXX															
<b>. . . .</b> • ALUOut	32'h00000000		00000	000							10010	004	10010	800	00000	000		
→ s_DMemWr	0																	
	32'h00000000	0000	00000						10010	004	10010	800	00000	000				
	32'h00000009	0000	00000															
s_DMemOut	32'h0000000A	0000	0000A						000000	007	00000	003	00000	00A				
♦ s_RegWr	1																	
■ ★ s_RegWrAddr	5'h00	0E	00								11		12		00			
<u>→</u> ◆ s_RegWrData	32'h00000000		00000	000							00000	007	00000	003	00000	000		
<u>→</u> ◆ s_IMemAddr	32'h004000D0		00400	100	00400	104	004001	.08	00400	10C	00400	110	00400	114	00400	118	004001	.1C
→ s_NextInstAddr	32'h004000D0		00400		00400		00400		00400	10C	00400	110	00400	114	00400		004001	
	32'h00000000		8DD10	000	8DD20	004	000000	000							02517	B2A	000000	000

In this image, you can see instructions 8DD10000 and 8DD20004 are performed back to back without any nops. This is because these two instructions have different destination registers, the first one using \$s1 (11) and the second one using \$s2 (12), indicating no hazards.




A similar thing is captured in this image but with instructions ADD20000 and ADD1004.

00000000							00400	03C	00000	000
					004000	03C	000000	000		
					000000	000	00000	00A		
100										
00000000							00400	03C	00000	000
004001C8	00400	ıcc	00400	1D0	004000	03C	00400	040	00400	044
004001C8	00400	icc	00400	1D0	004000	03C	00400	040	00400	044
03E00008	50000		XXXXX		000000					


This is an example of a control flow that does not require nops. Instruction 03E00008 is a jr instruction that jumps to 50000000 which halts when it is done. Since we know this is always going to jump and we always know the value of the halt instruction, we did not need any nops.

[1.d] report the maximum frequency your software-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

The maximum frequency of our software-scheduled pipeline is 55.46 mHz. The critical path is listed in the image above and highlighted below.




[2.a.ii] Draw a simple schematic showing how you could implement stalling and flushing operations given an ideal N-bit register.




Flush is the register RST and stall is the register EN

[2.a.iii] Create a testbench that instantiates all four of the registers in a single design. Show that values that are stored in the initial IF/ID register are available as expected four cycles later, and that new values can be inserted into the pipeline every single cycle. Most importantly, this testbench should also test that each pipeline register can be individually stalled or flushed.



Although each register has many more signals, testing was done only with the "inst" signal to show how it goes through the pipeline. This first test is just to show how feeding instructions into the pipeline works. The instruction progresses through each state and then emerges to "o\_out" after 4 cycles. New instructions can be fed into the IF/ID stage every clock cycle.



This test shows how an individual stage can be flushed. As you can see, in the third cycle, we introduced a new instruction "87654321". In the next cycle, we flushed the IF/ID stage, which flushed that instruction out of the pipeline. In the final output "o\_inst," you can see that each instruction gets outputted after 4 cycles in the same order except for the instruction which was flushed.

i_Clk i_FlushIFID	1																		
	1																		
i_FlushIDEX	0																		
i_StallIDEX	1																		
i_FlushEXMEM	0																		
i_StallEXMEM	1																		
i_FlushMEMWB	0																		
	1																		
	32'h34858383	1234567	78	888888	8	FFFFFF	F	0000000	0	1111111	1	3485838	33						
	32'h34858383	XXXXXX	XX								1234567	18	888888	8	000000	0	111111	1	34858383
	32'h34858383	XXX	123456	78	888888	38			0000000	00	11111111	1	348583	33					
	32'h34858383	XXXXXX	XX		123456	78			888888	88	0000000	0	111111	1	348583	33			
<b>±</b> ♦ s EXMEM	32'h34858383	XXXXXX	XX						1234567	78	888888	8	000000	0	111111	1	348583	3	
	1																		

And this is an example of stalling the pipeline. Here, the pipeline is stalled in the ID/EX stage, which adds an extra clock cycle when "12345678" is in that stage and the pipeline is paused. You can see everything still gets executed in order, but everything in the pipeline at that point takes 5 cycles instead of 4.

[2.b.i] list which instructions produce values, and what signals (i.e., bus names) in the pipeline these correspond to.

- add, addu, and, not, nor, xor, or, slt, sll, srl, sra, sub, addi, addiu, andi, lui, lw, xori, ori, slti, sw, jal, repl.qb, movn
  - Signal ALUOut. Since all of these instructions produce values, we care about
    where the value gets produced, which is in the ALU. The signal ALUOut
    contains the value that gets produced by these instructions

[2.b.ii] List which of these same instructions consume values, and what signals in the pipeline these correspond to.

- add, addi, addiu, addu, and, andi, lui, lw, nor, xor, xori, or, ori, slt, slti, sll, srl, sra, sw, sub, subu, repl.qb, movn
  - Signal RegWrAddr. Since all of these instructions consume values, we care about where the value gets consumed, which is when the destination register gets written back to. The signal RegWrAddr writes the data back to the destination register, which "consumes" the value of the operation.

[2.b.iii] generalized list of potential data dependencies. From this generalized list, select those dependencies that can be forwarded (write down the corresponding pipeline stages that will be forwarding and receiving the data), and those dependencies that will require hazard stalls.

DM/WB forward to ID/EX(ALU) OR DM/WB forward to ID/EX with stall ID/EX forward to ALU

PC, IF/ID will be stalled and ID/EX will be flushed

IF/ID will be flushed for jump and PC, IF/ID will be stalled and ID/EX will be flushed for JR Branch: PC and ID/ID will be stalled and ID/EX will be flushed

[2.b.iv] global list of the datapath values and control signals that are required during each pipeline stage

IF/ID: INPUTS: Clk, Flush, Stall, inst, PC

**OUTPUTS:** inst, PC

<u>ID/EX:</u> **INPUTS:** Clk, RST, Stall, ALUSrcSel, ALUOpCode, regDst, MemWrEn, i\_branchSel, memToRegSel, regRsIn, regRtIn, RegWrAddr, JaloDataWrite, regRsOut, regRtOut, immMuxOut, jumpAddr, branchAddr, jumpSel, jumpRegSel, jalSel, memReadSel, regWr, PC, Halt, inst, opcode

**OUTPUTS:** inst, opcode, ALUSrcSel, ALUOpCode, regDst, MemWrEn, branchSel, memToRegSel, regRsIn, regRtIn, RegWrAddr, JaloDataWrite, regRsOut, regRtOut, jumpAddr, branchAddr, immMuxOut, jumpSel, jumpRegSel, jalSel, memReadSel, regWr, PC, Halt.

<u>EX/MEM:</u> **INPUTS:** Clk, RST, EN, readData2, aluOut, writeReg, overflow, MemtoReg, weMem, weReg, DMemRead, Halt, imm, inst, branch, jump, opcode, **OUTPUTS:** inst, branch, jump, opcode, readData2, aluOut, writeReg, overflow, MemtoReg, weMem, weReg, DMemRead, Halt, imm

<u>MEMWB:</u> **INPUTS:** CLK, RST, EN, memReadData, aluOut, writeReg, overflow, MemtoReg, weReg, halt, imm, branch, jump, inst, **OUTPUTS:** inst, memReadData, aluOut, writeReg, overflow, MemtoReg, weReg, halt, imm

[2.c.i] list all instructions that may result in a non-sequential PC update and in which pipeline stage that update occurs.

J, JAL, Jr, BNE and BEQ all result in a non sequential PC update. BNE and BEQ require a signal from the ALU to tell our processor to branch rather than use the next sequential PC update. This happens in the Execution stage (EX). J, JAL and Jr require a signal from the control unit to tell the processor to jump to a new PC address rather than use the next sequential PC update. This also happens in the Execution stage (EX).

[2.c.ii] For these instructions, list which stages need to be stalled and which stages need to be squashed/flushed relative to the stage each of these instructions is in.

IF/ID: Load - Stall, J - flush, Jal - flush, Jr - stall, Branch - stall ID/EX: Load - Flush, Jr - flush, Branch - flush

[2.d] implement the hardware-scheduled pipeline using only structural VHDL. As with the previous processors that you have implemented, start with a high-level schematic drawing of the interconnection between components.



[2.e - i, ii, and iii] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

**Control Hazards Branching:** 

A : DMEM	0				
i_DMEMwr	0				
i_branchEx i branchMEM	0				
	0	I — — —			
i_branchWB		I <del></del>			
↓ i_JumpEX	0				
↓ i_JumpMEM	0				
i_JumpWB	0				
↓ i_immEX	0				
i_immMEM					
i_immWB	0				
	32'h15090001	15090001		00000000	
	32'h200B0001	200B0001	15090001	00000000	
	32'h00000000	00000000	200B0001	15090001	00000000
<u>→</u>	32'h00400024	00400024			00400028
i_RegWr4WB	0				
i_RegWrMEM	1				
o_RegWrMEM	1				
🕳 🥠 i_opcodeMEM	6'h08	08	05	00	
🕳 🥠 i_opcodeWB	6'h00	00	08	05	00
💠 o_RegWr4WB	0				
🕳 🔷 o_stall	5'h13	13	19		1F
🛨 🔷 o_flush	5'h00	00		06	00
<u>+</u> → s1	8'h02	02	01	00	OA
	0				
■ ◆ oALUOut	32'h00000000	00000000	00000001		00000000
s_DMemWr	0				
→ s_DMemAddr	32'h00000001	00000001		00000000	
<u>→</u> ◆ s_DMemData	32'h00000000	00000000	00000002	00000000	
♦ s_RegWr	0				
→ s_RegWrAddr	5'h00	00	OB	09	00
<u>+</u> → s_RegWrData	32'h00000000	00000000	00000001		00000000
<u>+</u> → s_IMemAddr	32'h00400020	00400020			00400024
<u>→</u> → s_NextInstAddr	32'h00400020	00400020			00400024
	32'h200C0001	200C0001			0C10000¢
<u>→</u> ◆ s_regRst	32'h00000000	00000000			
<u>→</u> ◆ s_regRsOut	32'h00000000	00000000			
	32'h00000000	00000000			
≅ <b>®</b> € Now	1400 ns	300 ns	320 ns	340 ns	360 ns
a ≯ ⊜ Cursor 1	315 ns	315		340 113	300 115
	. 010110		Heli		_

Here is an example of the Branching control hazard detection working properly. It sees that we are branching in the EX stage, and tell the hazard detection unit to stall the pipeline and wipe the next instruction. Then a couple of cycles later, after making sure the previous instructions make it through the pipeline, the program branches. Here, it only branches to the PC + 4 but this works in other cases as well, such as bubble sort.

#### Control hazards Jumping:


i_DMEMwr	0			$\perp$							
i_branchEx	1										
i_branchMEM	0										
i_branchWB	0										
i_JumpEX	0										
i_JumpMEM	0										
↓ i_JumpWB	0										
	0			<del>                                     </del>							
	1			+							
	0										
i instEX   i instEX	32'h15090001	200 OC1	0000¢	200E0001		00000000					
i_instMEM  i_instMEM	32'h200B0001	0000 200	00001	0C10000¢		00000000					
i_instWB	32'h00000000	00000000		200C0001		0C10000¢		00000000			
i FirstPC      i FirstPC	32'h00400024	0040 0040	0030	00400034						00400038	
	0										
	1			<del>                                     </del>							
o RegWrMEM	1										
	6'h08	00 108		103	<del></del>	00					
	6'h00	00		08		03		00			
o RegWr4WB	0										
	5'h13	1F 17		03		01		1F			
o flush	5'h00	00			i	0E		00			
+ → s1	8'h02	0A 112		111		10		0A			
→ iCLK	0										
<b>-</b> ◆ oALUOut	32'h00000000	00000000		00000001		00400028		00000000			
→ s DMemWr	0										
	32'h00000001	0000 10000	00001	00400028		00000000					
s DMemData	32'h00000000	00000000									
→ s RegWr	0										
- S RegWrAddr	5'h00	00		loc	<del></del>	1F		00			
	32'h00000000	00000000		00000001	<del>- i</del>	00400028		00000000			
	32'h00400020	0040 0040	0002C	00400030						00400034	
→ s NextInstAddr	32'h00400020	0040 0040		00400030						00400034	
	32'h200C0001	200 10810		200D0001						03E00008	
	32'h00000000	00000000									
	32'h00000000	00000000									
	32'h00000000	00000000									
		muuduu									
	1400 ns	400 ns	42	0 ns	440	ns	460	ns	480	0 ns	5
C1	015										

Here, we can see the program wants to jump, so we do the same thing as branching seen above. Let the previous instructions before the jump finish through, jump to the correct address and flush the instruction after the jump. This one specifically needs to wait until the jump instruction gets to the WB stage as JAL needs to write to the register file before jumping. This example only jumps to the next line, but this hazard detection also works with other programs like bubble sort.

#### Data Hazards:

<u>→</u>	5'h00	00	0B			
i_ReadRegRTID	5'h08	0A	0C			
■   i_ReadRegDSTID	5'h08	0B	0C			
<u>■</u>	5'h00	00	ОB	00		
<b>.</b> → i dstRegMEM	5'h00	00		(0B	00	
dstRegWB      dstRegWB	5'h00	00			OB	00
↓ i_DMEMwr	0					
	0					
↓ i branchMEM	0					
↓ i_branchWB	ō					
↓ i_JumpEX	0					
↓ i_JumpMEM	0					
	o					
↓ i immEX	0					
i immMEM	0					
i_immWB	0					
	32'h00000000	00000	000A5820	00000000		
i instMEM	32'h00000000	00000000		000A5820	00000000	
i instWB  i instWB	32'h00000000	00000000		000710020	000A5820	00000000
i FirstPC	32'h00400008		00400018		000713020	. 00000000
i_RegWr4WB	1	00+00	,00400010			
↓ i_RegWrMEM	0					
o_RegWrMEM	ő					
o_RegWr4WB	1					
• o_stall	5'h1F	1F	03	01		1F
±	5'h00	00	,00	04	02	00
±	8'h0A	0A	09	08	07	00 0A
	1	<u> </u>	109	100	107	100
	0					-
s_RegWrAddr	5'h00	00			IOВ	100
±  S_RegWrData	32'h00000000	00000000			00000165	00000000
	32'h00400004		00400014		00000103	,00000000
	32'h00400004		00400014			
	32'h390900FF					
	0	21001	2001007F			
✓ s_Hait ✓ s_Ovfl	0					
	32'h00000000	00000000				
	321100000000	00000000				
△ 👺 🕤 Now	920 ns	2/1	lılı Dos 26	lılı ∩ns 28	lılı One 30	0 ne   32

Above we have a typical Data hazard between 2 normal instructions (no immediate values). Seeing that the destination is the same as the readport for the next instruction, the hazard unit stalls the program and lets the instruction in the pipeline finish its stages and writes back. Then, execution begins as normal. In this example, the dstRegEX = 0x0B and the ReadRegRSID = 0x0B. This causes the hazard unit to kick into action and begins stalling and flushing the program. This example also works with the RT read port. The signal S1 is a debug signal used to tell the programmer which hazard was found. This made creating and debugging the hazard unit way easier.



Above you can see an example of when there's a data hazard with an immediate value. Unlike with normal data hazards, instructions that have immediate values only care about if the instruction in front of itself changes the RS register. Meaning, if the instruction in front has the same destination as the immediate instruction's read port, then it needs to stall the program for the instruction to write the correct value before reading. This can be seen above with the i\_imm control signals being stalled and pushed through the pipeline. You can also see the RS and DST registers are the same so the hazard unit has to stall the program.

# [2.e.i] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

Data Hazards:	
Instruction:	
R type or Non immediates:	
Add, Addu, And, Not, Nor, Xor, or, sit, sri, sil, sra, movn, subu	These Instructions must check for both the next instruction's read ports, RS and RT. If they are the same as it's own Destination, then the hazard unit will stall the pipeline and let this instruction write to the register file before allowing the program to move forward.
Immediate instructions:	
addi, addiu, slti, ori, xori, lui, lw, sw, andi	These instructions act the same as the R type, but they don't check the Destination with the Rt register as that is the destination of the instruction and not the read port for that instruction. They do the same as seen above

Here's the R-type and I-type hazard detection code

```
elsif (((i_ReadRegRSID = i_dstRegWB) or (i_ReadRegRTID = i_dstRegWB))and ((not (i_ReadRegRSID = "00000"))
or (not (i_ReadRegRTID = "00000"))) and (not (i_dstRegWB = "00000")) and ((i_instMEM = i_instWB) or i_instMEM =
x"00000000")) then
                      o_stall <= "00001";
                      o flush <= "00010";
                      o_RegWr4WB <= i_RegWr4WB;
                      o_RegWrMEM <= i_RegWrMEM;</pre>
                      s1 <= x"07"
               elsif (((i_ReadRegRSID = i_dstRegWB) or (i_ReadRegRTID = i_dstRegWB))and ((not (i_ReadRegRSID = "00000"))
or (not (i ReadRegRTID = "
                         o_stall <= "00011";
                      o flush <= "00000";
                      o_RegWr4WB <= '0';
                      o_RegWrMEM <= i_RegWrMEM;
                      s\bar{1} <= x"17";
               elsif (((i_ReadRegRSID = i_dstRegMEM) or (i_ReadRegRTID = i_dstRegMEM))and ((not (i_ReadRegRSID =
"00000")) or (not (i_ReadRegRTID = "00000"))) and (not (i_dstRegMEM = "00000")) and ((i_instMEM = i_instEX) or i_instEX
= x"000000000")) then
                      o_stall <= "00001";
                      o flush <= "00100";
                      o_RegWr4WB <= i_RegWr4WB;
                      o RegWrMEM <= i RegWrMEM;
                      s1 <= x"08":
               elsif (((i_ReadRegRSID = i_dstRegMEM) or (i_ReadRegRTID = i_dstRegMEM))and ((not (i_ReadRegRSID =
"00000")) or (not (i_ReadRegRTID = "00000"))) and (not (i_dstRegMEM = "00000")) and (not (i_instMEM = i_instEX))) then o_stall <= "00011";
                      o_flush <= "00000";
                      o_RegWr4WB <= '0';
                      o_RegWrMEM <= i_regWrMEM;
                      s1 \ll x"18";
       elsif (((i_ReadRegRSID = i_dstRegEX) or (i_ReadRegRTID = i_dstRegEX)) and ( (not (i_ReadRegRSID = "00000")) or
o flush <= "00000";
                      o RegWr4WB <= i_RegWr4WB;
                      o_RegWrMEM <= i_RegWrMEM;
                      s1 \ll x"09";
       elsif ((i_dstRegWB = i_dstRegEX) and i_opcodeMEM = "100011") then
                      o_stall <= "00001";
o_flush <= "00010";
                      o_RegWr4WB <= i_RegWr4Wb;
                      o_RegWrMEM <= i_RegWrMEM;
```

```
elsif (i_immex = '1' and i_ReadRegRSID = i_dstRegEX and not (i_dstRegEX = i_dstRegMEM) and
i_DmemWr = '0') then
                        o stall <= "00011";
                        o flush <= "00000";
                        o_RegWr4WB <= i_RegWr4WB;
                         o_RegWrMEM <= i_RegWrMEM;
                s1 <= x"05";
elsif (i immMEM = '1' and i ReadRegRSID = i dstRegMEM and (not (i dstRegMEM =
i_dstRegWB)) and ((i_instMEM = i_instEX) or i_instEX = x"000000000")and i_dmemWr = '0') then
                        o_stall <= "00001";
                        o_flush <= "00100";
                         o RegWr4WB <= i RegWr4WB;
                        o RegWrMEM <= i RegWrMEM;
                s1 <= x"04";
elsif (i_immMEM = '1' and i_ReadRegRSID = i_dstRegMEM and (not (i_dstRegMEM =
i_dstRegWB)) and (not (i_instMEM = i_instEX))and i_dmemWr = '0') then
                         o stall <= "00011";
                        o flush <= "00000";
                        o_RegWr4WB <= '0';
                         o RegWrMEM <= i RegWrMEM;
                         s\bar{1} <= x"14";
                elsif ( i_immWB = '1' and (i_ReadRegRSID = i_dstRegWB) and (not (i_dstRegMEM =
i dstRegWB)) and ((i instMEM = i instWB) or i instMEM = x"00000000")and i DmemWr = '0') then
                        o_stall <= "00001";
                         o flush <= "00010";
                        o_RegWr4WB <= i_RegWr4WB;
                        o RegWrMEM <= i RegWrMEM;
                s1 <= x"03"; elsif (i_immWB = '1' and (i_ReadRegRSID = i_dstRegWB) and (not (i_dstRegMEM =
i_dstRegWB)) and (not (i_instMEM = i_instWB))and i_dmemWr = '0') then
                        o_stall <= "00011";
                        o flush <= "00000";
                        o RegWr4WB <= '0';
                        o RegWrMEM <= i RegWrMEM;
                         s1 <= x"13";
```

[2.e.ii] Create a spreadsheet to track these cases and justify the coverage of your testing approach. Include this spreadsheet in your report as a table.

	A	В	C
3	Branch Instructio	ns:	
4	BEQ and BNE		Check to see if it actually branches, If it does, the stall the pipleline and clear the flush the ID instruction. If not, then continue without affecting or changing the pipeline.
5	Jump Instruction	s:	
6	Jump, JR and JAL		These will always happen compared to branch instructions but have a similar pipeline effect. Stall the PC and move the pervious instructions through before jumping. This also allows for JAL to write the correct PC address to register #31
7			
8			

What the code looks like is found below

```
if (( i jumpWB = '1')) then
                o stall <= "00001";
                o flush <= "01110";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 \ll x"10";
elsif (( i jumpMEM = '1')) then
                o_stall <= "00011";
                o flush <= "00000";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 <= x"11";
elsif (( i_jumpEX = '1')) then
                o stall <= "10111";
                o_flush <= "00000";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 <= x"12";
elsif ((i branchWB = '1')) then
                o_stall <= "11001";
                o flush <= "00110";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 <= x"00";
elsif ((i_branchMEM = '1')) then
                o stall <= "11001";
                o flush <= "00000";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 <= x"<mark>01</mark>";
elsif ((i_branchEX = '1')) then
                o stall <= "10011";
                o flush <= "00000";
                o RegWr4WB <= i RegWr4WB;
                o RegWrMEM <= i RegWrMEM;
                s1 <= x"02";
```

[2.f] report the maximum frequency your hardware-scheduled pipelined processor can run at and determine what your critical path is (specify each module/entity/component that this path goes through).

Path on the last page

```
#
# CprE 381 toolflow Timing dump
FMax: 57.16mhz Clk Constraint: 20.00ns Slack: 2.51ns
The path is given below
 ______
             : IDEX:IDEXRegisters|dffg:alusrc|s_Q
 From Node
             : EXMEM:EXMEMRegisters|dffg32:x1_5|dffg:\G_32bit_DFFG:31:DFFR|s_Q
 To Node
 Launch Clock : iCLK
 Latch Clock : iCLK
 Data Arrival Path:
 Total (ns) Incr (ns)
                         Type Element
            ------
     0.000
               0.000
                              launch edge time
     3.106
               3.106 R
                              clock network delay
                         uTco IDEX:IDEXRegisters|dffg:alusrc|s_Q
               0.232
     3.338
               0.000 FF
                         {\tt CELL \ IDEXRegisters|alusrc|s\_Q|q}
     3.338
     4.322
               0.984 FF
                          IC
                              ImmMux|o_0[31]~0|datad
     4.447
               0.125 FF
                         CELL ImmMux o 0[31]~0 combout
                           IC ALUDesign|sw|StoreWord|RippleAdderTime|\G_NBit_Adder_1:0:AddingfirstAdder|and2|o_F|datac
     4.741
               0.294 FF
```



The critical path is seen below. This would be LW as it goes through all of the state registers and most of the components in the device. The path in order goes, Pc, then Imem, then IF/ID register, register file, ID/EX register, immediate mux, ALU, EX/MEM register, Dmem, MEM/WB register, data mux, then finally write back to the register.