Р8											
Pin	CPU Pin	Pin Name	Pinmux register offset	mode 0	mode 1	mode 2	mode 3	mode 4	mode 5	mode 6	mode 7
1 2	GND GND										
3	R9	GPMC AD6	0x818	gpmc_ad6	mmc1 dat6						*gpio1_6
4	T9	GPMC_AD7	0x81C	gpmc_ad7	mmc1_dat7						*gpio1_0
5	R8	GPMC AD2	0x808	gpmc_ad2	mmc1_dat2						*gpio1_7
6	T8	GPMC AD3	0x80C	gpmc_ad3	mmc1_dat3						*gpio1_3
7	R7	GPMC ADVn ALE	0x890	gpmc advn ale		timer4					*gpio2_2
8	T7	GPMC OEn REn	0x894	gpmc_oen_ren		timer7					*gpio2_3
9	Т6	GPMC_BEn0_CLE	0x89C	gpmc_be0n_cle		timer5					*gpio2_5
10	U6	GPMC_WEn	0x898	gpmc_wen		timer6					*gpio2_4
11	R12	GPMC_AD13	0x834	gpmc_ad13	lcd_data18	mmc1_dat5	mmc2_dat1	eQEP2B_in	pr1_mii0_txd1	pr1_pru0_pru_r30_15	*gpio1_13
12	T12	GPMC_AD12	0x830	gpmc_ad12	lcd_data19	mmc1_dat4	mmc2_dat0	eQEP2A_in	pr1_mii0_txd2	pr1_pru0_pru_r30_14	*gpio1_12
13	T10	GPMC_AD9	0x824	gpmc_ad9	lcd_data22	mmc1_dat1	mmc2_dat5	ehrpwm2B	pr1_mii0_col		*gpio0_23
14	T11	GPMC_AD10	0x828	gpmc_ad10	lcd_data21	mmc1_dat2	mmc2_dat6	ehrpwm2_tripzone_input			*gpio0_26
15	U13	GPMC_AD15	0x83C	gpmc_ad15	lcd_data16	mmc1_dat7	mmc2_dat3	eQEP2_strobe	pr1_ecap0_ecap_capin_apwm_o	pr1_pru0_pru_r31_15	*gpio1_15
16	V13	GPMC_AD14	0x838	gpmc_ad14	lcd_data17	mmc1_dat6	mmc2_dat2	eQEP2_index	pr1_mii0_txd0	pr1_pru0_pru_r31_14	*gpio1_14
17	U12	GPMC_AD11	0x82C	gpmc_ad11	lcd_data20	mmc1_dat3	mmc2_dat7	ehrpwm0_synco	pr1_mii0_txd3		*gpio0_27
18 19	V12	GPMC_CLK	0x88C 0x820	gpmc_clk	lcd_memory_clk	gpmc_wait1	mmc2_clk mmc2_dat4	pr1_mii1_crs ehrpwm2A	pr1_mdio_mdclk	mcasp0_fsr	*gpio2_1 *gpio0 22
20	U10 V9	GPMC_AD8 GPMC CSn2	0x820 0x884	gpmc_ad8	lcd_data23 gpmc_be1n	mmc1_dat0 mmc1 cmd	pr1 edio data in7	pr1_edio_data_out7	pr1_mii_mt0_clk pr1 pru1 pru r30 13	pr1 pru1 pru r31 13	*gpio0_22
21	U9	GPMC_CSI12 GPMC_CSn1	0x880	gpmc_csn2 gpmc_csn1	gpmc_clk	mmc1_cllu	pr1_edio_data_in6	pr1_edio_data_out6	pr1_pru1_pru_r30_12	pr1_pru1_pru_r31_12	*gpio1_31
22	V8	GPMC_AD5	0x814	gpmc_ad5	mmc1_dat5	mmer_cik	pri_edio_data_ino	pri_edio_data_outo	pri_prui_pru_r30_12	pri_prui_pru_rsi_iz	*gpio1_5
23	U8	GPMC AD4	0x810	gpmc_ad4	mmc1_dat4						*gpio1_5
24	V7	GPMC AD1	0x804	gpmc_ad1	mmc1_dat1						*gpio1_1
25	U7	GPMC_AD0	0x800	gpmc_ad0	mmc1_dat0						*gpio1_0
26	V6	GPMC CSn0	0x87C	gpmc_csn0							*gpio1 29
27	U5	LCD_VSYNC	0×8E0	lcd_vsync	gpmc_a8	gpmc_a1	pr1_edio_data_in2	pr1_edio_data_out2	pr1_pru1_pru_r30_8	pr1_pru1_pru_r31_8	*gpio2_22
28	V5	LCD_PCLK	0x8E8	lcd_pclk	gpmc_a10	pr1_mii0_crs	pr1_edio_data_in4	pr1_edio_data_out4	pr1_pru1_pru_r30_10	pr1_pru1_pru_r31_10	*gpio2_24
29	R5	LCD_HSYNC	0×8E4	lcd_hsync	gpmc_a9	gpmc_a2	pr1_edio_data_in3	pr1_edio_data_out3	pr1_pru1_pru_r30_9	pr1_pru1_pru_r31_9	*gpio2_23
30	R6	LCD_AC_BIAS_EN	0x8EC	lcd_ac_bias_en	gpmc_a11	pr1_mii1_crs	pr1_edio_data_in5	pr1_edio_data_out5	pr1_pru1_pru_r30_11	pr1_pru1_pru_r31_11	*gpio2_25
31	V4	LCD_DATA14	0x8D8	lcd_data14	gpmc_a18	eQEP1_index	mcasp0_axr1	uart5_rxd	pr1_mii_mr0_clk	uart5_ctsn	*gpio0_10
32	T5	LCD_DATA15	0x8DC	lcd_data15	gpmc_a19	eQEP1_strobe	mcasp0_ahclkx	mcasp0_axr3	pr1_mii0_rxdv	uart5_rtsn	*gpio0_11
33	V3	LCD_DATA13	0x8D4	lcd_data13	gpmc_a17	eQEP1B_in	mcasp0_fsr	mcasp0_axr3	pr1_mii0_rxer	uart4_rtsn	*gpio0_9
34	U4	LCD_DATA11	0x8CC	lcd_data11	gpmc_a15	ehrpwm1B	mcasp0_ahclkr	mcasp0_axr2	pr1_mii0_rxd0	uart3_rtsn	*gpio2_17
35	V2 U3	LCD_DATA12 LCD_DATA10	0x8D0 0x8C8	lcd_data12 lcd data10	gpmc_a16	eQEP1A_in	mcasp0_aclkr	mcasp0_axr2	pr1_mii0_rxlink	uart4_ctsn	*gpio0_8
36 37	U3 U1	LCD_DATATO	0x8C8 0x8C0	Icd_data10	gpmc_a14	ehrpwm1A	mcasp0_axr0 mcasp0_aclkx		pr1_mii0_rxd1 pr1_mii0_rxd3	uart3_ctsn uart2_ctsn	*gpio2_16 *gpio2_14
38	U2	LCD_DATA8	0x8C4	Icd_data9	gpmc_a12 gpmc_a13	ehrpwm1_tripzone_input ehrpwm0_synco	mcasp0_acikx mcasp0_fsx	uart5_txd uart5_rxd	pr1_mii0_rxd2	uart2_ctsn uart2_rtsn	*gpio2_14 *gpio2_15
39	T3	LCD_DATA9	0x8B8	lcd_data6	gpmc_a6	pr1 edio data in6	eQEP2 index	pr1 edio data out6	pr1_nno_rxu2 pr1_pru1_pru_r30_6	pr1 pru1 pru r31 6	*gpio2_13
40	T4	LCD_DATA0	0x8BC	lcd_data7	gpmc_a7	pr1_edio_data_in7	eQEP2_mdex eQEP2_strobe	pr1_edio_data_out7	pr1_pru1_pru_r30_7	pr1_pru1_pru_r31_7	*gpio2_12
41	T1	LCD DATA4	0x8B0	lcd_data4	gpmc_a4	pr1 mii0 txd1	eQEP2A in	pri_calo_data_out/	pr1 pru1 pru r30 4	pr1 pru1 pru r31 4	*gpio2_15
42	T2	LCD DATA5	0x8B4	Icd_data5	gpmc_a5	pr1 mii0 txd0	eQEP2B in		pr1 pru1 pru r30 5	pr1 pru1 pru r31 5	*gpio2_10
43	R3	LCD DATA2	0x8A8	lcd_data2	gpmc_a2	pr1_mii0_txd3	ehrpwm2_tripzone_input		pr1_pru1_pru_r30_2	pr1_pru1_pru_r31_2	*gpio2_8
44	R4	LCD_DATA3	0x8AC	lcd_data3	gpmc_a3	pr1_mii0_txd2	ehrpwm0_synco		pr1_pru1_pru_r30_3	pr1_pru1_pru_r31_3	*gpio2_9
45	R1	LCD_DATA0	0x8A0	lcd_data0	gpmc_a0	pr1_mii_mt0_clk	ehrpwm2A		pr1_pru1_pru_r30_0	pr1_pru1_pru_r31_0	*gpio2_6
46	R2	LCD_DATA1	0x8A4	lcd_data1	gpmc_a1	pr1_mii0_txen	ehrpwm2B		pr1_pru1_pru_r30_1	pr1_pru1_pru_r31_1	*gpio2_7

P9 Pin	CPU Pin	Pin Name	Pinmux register offset	mode 0	mode 1	mode 2	mode 3	mode 4	mode 5	mode 6	mode 7
1	GND	riii Naille	rillillux register oriset	illoue o	mode 1	mode 2	mode 3	mode 4	mode 5	mode o	mode /
2	GND										
3	3.3V										
4	3.3V										
5	VDD_5V										
6	VDD_5V										
7 8	SYS_5V SYS_5V										
9	PWR BUT										
10	A10										
11	T17	GPMC WAITO	0x870	gpmc_wait0	gmii2_crs	gpmc_csn4	rmii2_crs_dv	mmc1 sdcd	pr1_mii1_col	uart4 rxd	*gpio0_30
12	U18	GPMC_BEn1	0x878	gpmc_be1n	gmii2_col	gpmc_csn6	mmc2_dat3	gpmc_dir	pr1_mii1_rxlink	mcasp0_aclkr	*gpio1_28
13	U17	GPMC_WPn	0x874	gpmc_wpn	gmii2_rxerr	gpmc_csn5	rmii2_rxerr	mmc2_sdcd	pr1_mii1_txen	uart4_txd	*gpio0_31
14	U14	GPMC_A2	0x848	gpmc_a2	gmii2_txd3	rgmii2_td3	mmc2_dat1	gpmc_a18	pr1_mii1_txd2	ehrpwm1A	*gpio1_18
15	R13	GPMC_A0	0x840	gpmc_a0	gmii2_txen	rgmii2_tctl	rmii2_txen	gpmc_a16	pr1_mii_mt1_clk	ehrpwm1_tripzone_input	
16	T14	GPMC_A3	0x84C	gpmc_a3	gmii2_txd2	rgmii2_td2	mmc2_dat2	gpmc_a19	pr1_mii1_txd1	ehrpwm1B	*gpio1_19
17	A16	SPIO_CSO	0x95C	spi0_cs0	mmc2_sdwp	I2C1_SCL	ehrpwm0_synci	pr1_uart0_txd	pr1_edio_data_in1	pr1_edio_data_out1	*gpio0_5
18 19	B16 D17	SPIO_D1 UART1 RTSn	0x958 0x97C	spi0_d1 uart1_rtsn	mmc1_sdwp timer5	I2C1_SDA dcan0_rx	ehrpwm0_tripzone_input I2C2 SCL	pr1_uart0_rxd spi1_cs1	pr1_edio_data_in0 pr1_uart0_rts_n	pr1_edio_data_out0 pr1 edc latch1 in	*gpio0_4 *gpio0_13
20	D17	UART1_KTSII	0x978	uart1_ctsn	timer6	dcan0_tx dcan0_tx	12C2_3CL 12C2_SDA	spi1_cs1	pr1_uart0_rts_n	pr1_edc_latch0_in	*gpio0_13
21	B17	SPIO DO	0x978	spi0 d0	uart2_txd	I2C2_SCL	ehrpwm0B	pr1 uart0 rts n	pr1_darto_cts_ii	EMU3	*gpio0_12
22	A17	SPIO_SCLK	0x950	spi0_sclk	uart2_rxd	I2C2_SDA	ehrpwm0A	pr1_uart0_cts_n	pr1_edio_sof	EMU2	*gpio0_2
23	V14	GPMC_A1	0x844	gpmc_a1	gmii2_rxdv	rgmii2_rctl	mmc2_dat0	gpmc_a17	pr1_mii1_txd3	ehrpwm0_synco	*gpio1_17
24	D15	UART1_TXD	0x984	uart1_txd	mmc2_sdwp	dcan1_rx	I2C1_SCL		pr1_uart0_txd	pr1_pru0_pru_r31_16	*gpio0_15
25	A14	MCASP0_AHCLKX	0x9AC	mcasp0_ahclkx	eQEP0_strobe	mcasp0_axr3	mcasp1_axr1	EMU4	pr1_pru0_pru_r30_7	pr1_pru0_pru_r31_7	*gpio3_21
26	D16	UART1_RXD	0x980	uart1_rxd	mmc1_sdwp	dcan1_tx	I2C1_SDA		pr1_uart0_rxd	pr1_pru1_pru_r31_16	*gpio0_14
27	C13	MCASP0_FSR	0x9A4	mcasp0_fsr	eQEP0B_in	mcasp0_axr3	mcasp1_fsx	EMU2	pr1_pru0_pru_r30_5	pr1_pru0_pru_r31_5	*gpio3_19
28	C12	MCASPO_AHCLKR	0x99C	mcasp0_ahclkr	ehrpwm0_synci	mcasp0_axr2	spi1_cs0	eCAP2_in_PWM2_out	pr1_pru0_pru_r30_3	pr1_pru0_pru_r31_3	*gpio3_17
29 30	B13 D12	MCASP0_FSX MCASP0_AXR0	0x994 0x998	mcasp0_fsx	ehrpwm0B		spi1_d0 spi1_d1	mmc1_sdcd mmc2_sdcd	pr1_pru0_pru_r30_1 pr1_pru0_pru_r30_2	pr1_pru0_pru_r31_1	*gpio3_15
31	A13	MCASPO_AXRO MCASPO ACLKX	0x990	mcasp0_axr0 mcasp0_aclkx	ehrpwm0_tripzone_input ehrpwm0A		spi1_a1 spi1_sclk	mmc0_sdcd	pr1_pru0_pru_r30_2 pr1_pru0_pru_r30_0	pr1_pru0_pru_r31_2 pr1 pru0 pru r31 0	*gpio3_16 *gpio3_14
32	VADC	MICASI O_ACLIXX	0.00	ilicaspo_acikx	empwinoA		3PII_3CIK	mmco_saca	pri_pruo_pru_rso_o	pri_pruo_pru_rsi_o	gpio5_14
33	C8	AIN4		*AIN4							
34	AGND										
35	A8	AIN6		*AIN6							
36	B8	AIN5		*AIN5							
37	B7	AIN2		*AIN2							
38	A7	AIN3		*AIN3							
39 40	B6 C7	AIN0		*AIN0 *AIN1							
41	D14	AIN1 XDMA EVENT INTR	0x9B4	xdma_event_intr1		tclkin	clkout2	timer7	pr1 pru0 pru r31 16	EMU3	*gpio0_20
41.1	D13	MCASPO AXR1	0x9A8	mcasp0 axr1	eQEP0 index	CIKIII	mcasp1 axr0	EMU3	pr1 pru0 pru r30 6	pr1 pru0 pru r31 6	*gpio0_20
42	C18	ECAPO IN PWM0 OU		eCAPO in PWMO out		spi1_cs1	pr1_ecap0_ecap_capin_apwm_o	spi1_sclk	mmc0_sdwp	xdma_event_intr2	*gpio0_7
42.1	B12	MCASPO ACLKR	0x9A0	mcasp0 aclkr	eQEPOA in	mcasp0_axr2	mcasp1_aclkx	mmc0 sdwp	pr1 pru0 pru r30 4	pr1 pru0 pru r31 4	*gpio3 18
43	GND	_			-		· -	- '	·		
44	GND										
45	GND										
46	GND										