

University of Bahrain

College of Information Technology

Department of Computer Engineering

ITCE364 – Section 01

Final Project

VHDL Design of a 1-Bus Processor with a Hardwired Control Unit

Monitored by: Dr. Jalal Khlaifat

Prepared by:

Weaam Wafeeq Ajoor - ID: 20196537

Puja Karmakar - ID: 20194981

Zainab Redha Matrook - ID: 20195982

Due Date: 24 May 2022

Table of Contents

Objectives	4
Research Plan	4
Table of Tasks	4
Tasks Distribution among Members	4
Timeline	5
Introduction	6
Processor Description	7
Processor Specifications & Design logic Description	7
Components Block Diagram	8
ALU Component	8
Memory Component	8
Register File Component	9
Control Unit Component	9
Datapath Component	10
Instructions' Format	11
Concrete RTN:	14
Implementation	18
ALU Unit Component	18
Register File Component	19
Memory Unit Component	20
Control Unit Component	21
	22
Data Path Component	23
	24
Results	25
Components RTL	25
ALU Unit Component	25
Memory Unit Component	26
Register File Component	27

	27
Control Unit Component	
·	
Data Path Component	
Components Simulation	
ALU Unit Component	
Register File Component	
Memory Unit Component	
Control Unit Component	
Conclusion	40

Objectives

- VHDL code to implement 1-bus processor with a hardwired control unit that have specific characteristic.
- Simulate each component and test their functionality.
- Write a top level code to connect all components as a one system.

Research Plan


Table of Tasks

	Table of Tasks
1	Discuss each component functionality
2	Examine how all the components are connected to each other
3	Identify the RTN for all the instructions
4	Research and Code for ALU
5	Research and Code for Register File
6	Research and Code for Memory
7	Research and Code for Control Unit
8	Research and Code for Data Path
9	Ask the mentor for any further help
10	Debugging Errors for all the components
11	Simulate and test the components functionality
12	Writing the Research Report
13	Preparing the Presentation slides

Tasks Distribution among Members

All the tasks were executed by all of the team members since multiple online meetings on Teams software were arranged to ensure that there is team collaboration.

Timeline



Week 10-16 April 2022

Arrange couple of meetings to discuss components needed for the processor. By the end of the week, the group are need to make sure to know how these components are connected to each other.

Week 12-23 April 2022

Search and gather the RTN required for all the instructions mentioned in the processor specification. Then, the team members will start coding for the control unit, and ALU. The codes will be compiled, errors will be debugged and simulate the components.

Week 24-30 April 2022

The team members will then start coding for the register file and memory. Each code will be compiled, errors will be debugged, and simulate the components.

Week 8-14 May 2022

Throughout this week the team members will focus on the data path component. Throughout this component all the other component will be connected and port mapped. After writing the code, it will be compiled, errors will be debugged, and component will be simulated.

Week 15-23 May 2022

Work on the Research Report.

In addition, the team member will prepare the presentation slides.

Introduction

A common analogy used for describing a computer's processor (CPU) is thinking of the computer like a human body and the CPU is its brain. The term "Processor" refers to the CPU. The CPU is in charge of processing the computer's tasks by constantly resolving mathematical and logical problems. A computer would have at least one CPU which is usually divided into a Control Unit, Data path, buses, and temporary storage. The control unit (CU) is responsible to organize and fetch the CPU instructions and generating "Control Signals" that control the data path and tell the ALU, memory, and input/output devices what to do. Control units can be divided into two types: "Microprogrammed based control unit" and "Hardwired based controlled Unit". Microprogrammed-based control unit treats the relationship between control inputs and outputs as a memory system. Where the memory contains control signals that are stored as "words". During instruction execution at each clock tick, the required "word" is fetched from memory to supply the control signals. Whereas, Hardwired-based controlled Unit treats the relationship between control inputs and outputs as a series of Boolean functions, one for each control signal. Moving to the Data path, it contains CPU registers and ALU. ALU is in charge of performing arithmetic operations and logical functions. While the "bus" is an interconnection through which voltage signals will be flowing and the bus can be used for a different purpose. If the bus carries an address it is known as "Address Bus", if it is carrying any data it is known as "Data Bus", and if it is carrying control signals it is known as "Control signals". There are three types of bus organization for the data bus One-Bus Organization (only one operand can be fetched from this bus), Two-Bus Organization (two operands can be fetched from this bus, one is used for fetching the register, and one for the ALU), and Three-Bus Organization (three operands can be fetched from this bus). Finally, a temporary storage unit such as register files or latches is used to provide easy access to data within the CPU.


Thus, this project will focus on the implementation of a 1-bus processor with a hardwired control unit and specific characteristics. The report was categorized into three chapters as follows. Chapter 1 illustrates the Processor specifications, design logic description, instructions' format & RTN, and control signals declaration. Chapter 2 emphasizes the code that has been accomplished. Chapter 3 draws the focus on simulation and results.

Processor Description

Processor Specifications & Design logic Description


- > 1-bus processor with hardwired control unit
- > 32 -bit Data Bus
- > 32 -bit Address Bus
- > 32 -bit Program Counter (PC).
- > 32 -bit Instruction Register (IR).
- > 24 general purpose registers.
- > SRC has 13 different instructions each with different format. The Instractions are: Instructions: Add, Or, Sub, And, Addi, Ld, St, Lar, Brlpl, Brlmi, Stop, Nop, Shc. (The Shift Circular instruction execute within one clock cycle)

The following block diagram illustrates the top level view of the processor:




Components Block Diagram


ALU Component




Memory Component




Register File Component



Control Unit Component



Datapath Component



Instructions' Format

All instructions are 32-bits long, 5-bits are used for opcode field and 27-bits for IR instructions. The following table defines the 13 instructions:

Opcode	Value	Instructions Declaration
Nop	0	Used as placeholder or time waster
Ld	1	Loads value to a specific location in register addressed.
st	3	Store the value of the register to the given memory address
lar	6	Add the PC value to the constant value that will to uploaded to a specific location in register addressed
add	12	Add the value in the register with the given value.
addi	13	Performs an addition on both the source register's contents and the immediate data, and stores the result in the destination register.
sub	14	Subtract the value of the register from the given value
brlpl	18	It checker whether the most significant bit of the value in the register is positive or not. If it is positive then the PC value will be copied to "linkage register" and jump to targeted address.
brlmi	19	It checker whether the most significant bit of the value in the register is negative or not. If it is negative then the PC value will be copied to "linkage register" and jump to targeted address.

and	20	And-ing the value of the register from the given value.
or	22	Or-ing the value of the register from the given value.
shc	29	Shift the bits of the value found in the register 'n' time circular way, from the left till the right and vice versa.
Stop	31	Halt the machine

These instructions will have the following format:

1. Nop, Stop

31 27 26 0 **Op Unused**

2. Addi, Ld, St

31 27 26 22 21 17 16 0 **op ra rb C2**

3. <u>Lar</u>

31 27 26 22 21 0 op ra C1

4. Add, Or, Sub, And,

31	27	26 2	22 21 1	7 16 12	11 0
	op	ra	rb	rc	unused

5. <u>Shc</u>

3	1 27	26 2	22 21 17	7 16 12	11	4	0
	op	ra	rb	rc	(C3) unused		Count

6. Brlpl, Brlmi

31	L 27	26 2	2 21 17	7 16 12	11	2	0
	op	ra	rb	rc	(C3) unused	 	Count
						!	

Concrete RTN:

1- NOP Instruction (Opcode =0):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}

2- Ld Instruction (Opcode =1):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \blacktriangleleft M[MA]:PC \blacktriangleleft C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	$(rb \neq 0) \longrightarrow (A \leftarrow 0)$ $(rb \neq 0) \longleftarrow (A \leftarrow R[rb])$	G_{rb} , BA_{out} , A_{in}
T4	$C \leftarrow A + C_2 \{ sign Ext \}$	C _{2out} , Add,C _{in}
Т5	MA← C	C_{out} , MA_{in}
Т6	MD ← M[MA]	Read, Wait
T7	R[ra] ←MD	MDout, Grb ,Rin, END

3- St Instruction (Opcode =3):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	$(rb \neq 0) \longrightarrow (A \leftarrow 0)$ $(rb \neq 0) \longleftarrow (A \leftarrow R[rb])$	$G_{rb,}BA_{out}$, A_{in}
T4	$C \leftarrow A + C_2 \{ sign Ext \}$	C _{2out} , Add,C _{in}
Т5	MA← C	C_{out} , MA_{in}
Т6	MD ←R[ra]	Gra, Rout, MDbus
T7	M[MA] ← MD	Wait, Wait, END.

4- <u>Lar Instruction (Opcode =6):</u>

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	A ← PC	PCout, Ain
T4	$C \leftarrow A + C_1 \{ sign Ext \}$	C _{1out} , ADD, C _{in}
Т5	R[ra] ← C	Cout, Gra, Rin, END.

5- Add Instruction (Opcode =12):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	$A \leftarrow R[rb]$	Grb, Rout, Ain
T4	$C \leftarrow A + R[rc]$	Grc, Rout, ADD, Cin
Т5	$R[ra] \leftarrow C$	C _{out} , G _{ra} , R _{in} , END.

6- Addi Instruction (Opcode =13):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	$A \leftarrow R[rb]$	G_{rb}, R_{out}, A_{in}
T4	$C \leftarrow A + R[rc]$	C _{2out} , ADD, C _{in}
Т5	R[ra] ←C	C_{out} , G_{ra} , R_{in} , END .

7- **Sub Instruction (Opcode =14):**

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MDout, IRin
Т3	$A \leftarrow R[rb]$	G _{rb} , R _{out} , A _{in}
T4	$C \leftarrow A + R[rc]$	Grc, Rout, SUB, Cin
Т5	R[ra] ←C	Cout, Gra, Rin, END.

8- Brlpl & Brlpl Instruction (Opcode =18 & 19):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MDout, IRin
Т3	A ← PC	G _{rb} , R _{out} , A _{in}
T4	$C \leftarrow A + C_1 \{ sign Ext \}$	C _{1out} , ADD, C _{in}
T5	R[ra] ←C	C_{out} , G_{ra} , R_{in} , END .

9- And Instruction (Opcode =20):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T 1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MD _{out} , IR _{in}
Т3	$A \leftarrow R[rb]$	G _{rb} , R _{out} , A _{in}
T4	$C \leftarrow A \wedge R[rc]$	Grc, Rout, AND, Cin
Т5	R[ra] ←C	Cout, Gra, Rin, END.

10- OR Instruction (Opcode =22):

Time	Concrete RTN	Control Signals
Т0	MA←PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	$MD \longleftarrow M[MA]:PC \longleftarrow C$	Read, Wait, Cout, PCin,
T2	IR ← MD	MDout, IRin
Т3	$A \leftarrow R[rb]$	G _{rb} , R _{out} , A _{in}
T4	C← A ∨ R[rc]	Grc, Rout, OR, Cin
T5	R[ra] ←C	Cout, Gra, Rin, END.

11-SHC Instruction (Opcode =29):

Time	Concrete RTN	Control Signals
Т0	MA ← PC:C ← PC+4	PCout, MAin, INC4, Cin
T1	MD ← M[MA]:PC ← C	Read, Wait, Cout, PCin,
T2	IR ← MD	MDout, IRin
Т3	n → IR <40>	Clout, Ld
T4	$(n=0) \longrightarrow (n \leftarrow R[rc] <40>)$	$(n=0) \longrightarrow (Grc, Rout, Ld)$
Т5	$C \leftarrow R[rc]$	Grb, Rout, C=B, Cin
Т6	Shc (:= $(n\neq 0)$ \longrightarrow	$(n\neq 0) \longrightarrow (Cout, SHC, Cin,$
	(C← C<300>#C<31>:	Decr, Goto6)
	n ← n-1; Shc));	
T7	R[ra] ←C	Cout, Gra, Rin, END.


Implementation

This section will cover the code accomplished for each and every component.

ALU Unit Component

```
Library ieee;
use ieee.std_logic_1164.all;
 3
      use ieee.std_logic_arith.all;
      use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;
 4
 6
7
     ⊟entity ALU is
 8
           port
     9
10
                          clk: in
                                       std_logic;
                      Bus_32: in
                                       std_logic_vector (31 downto 0);
11
          A: in std_logic_vector (31 downto 0);
n, ADD, SUB, AND_sig, OR_sig, SHC, C_B, INC4: in std_logic;
C: out std_logic_vector (31 downto 0)
12
13
14
15
           );
16
17
      end ALU;
18
19
20
     □architecture Behavioral of ALU is
21
22
23
     LSignal C_sig: std_logic_vector(31 downto 0);
     ⊟Begin
24
25
26
27
28
29
30
     □Process (clk, n, ADD, SUB, AND_sig, OR_sig, SHC, C_B, INC4)
    |Begin
                 if (clk'event AND clk = '1') then
    if (ADD='1') then
     C_sig <= Bus_32 + A;
                      elsif (SUB='1') then
    Ė
31
32
33
34
35
36
37
                          C_sig <= Bus_{32} - A;
    elsif (INC4='1') then
    -
                          C_sig <= Bus_{32} + 4;
                      elsif (AND_sig='1') then
     -
                          C_sig<=A and Bus_32;
38
39
                       elsif (OR_sig='1') then
40
                          C_sig<=A or Bus_32;
41
    42
                      elsif (SHC=^{1}') then if (n=^{0}') then --no shift circular is operated when n=0
     43
44
                            C<= C_sig;
45
46
                             C_{sig} <= (C_{sig}(30 \text{ downto } 0) \& C_{sig}(31));
47
                       end if;
48
49
     elsif (C_B='1') then
50
51
52
53
54
55
56
57
58
59
                             C_sig<= Bus_32;
                   end if;
                  end if
                  C<= C_sig;
      end process;
      end behavioral;
```


Successful Compilation of ALU Component:



Register File Component

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
USE ieee.numeric_std.ALL;
             ⊟entity register_file is
□ Port (
                                                    Bus_32_in :in STD_LOGIC_VECTOR (31 downto 0):= x"00000000";
Rin : in STD_LOGIC;
Rout : in STD_LOGIC;
BAOUt : in STD_LOGIC;
Gra : in STD_LOGIC;
Grb : in STD_LOGIC;
Grc : in STD_LOGIC;
IR : in STD_LOGIC_VECTOR (31 downto 0):=x"000000000";
Bus_32_out : out STD_LOGIC_VECTOR (31 downto 0):
10
11
12
13
14
15
16
17
18
               end register_file;
19
20
           Larchitecture Behavioral of register_file is
| signal reg : std_logic_vector (4 downto 0);
| type reg_array is array(0 to 23) of std_logic_vector(31 downto 0);
| Esignal myreg : reg_array:=(x"00000000", x"00000001", x"00000002", x"00000003", x"00000004", x"00000005", x"00000006",
| x"00000007", x"00000008", x"00000009", x"00000010", x"00000011", x"00000012", x"00000013", x"00000014", x"00000015",
| x"00000016", x"00000017", x"00000018", x"00000019", x"000000020", x"000000021", x"000000023");
 24
25
 26
27
28
             ⊟begin
               Bus_32_out <= x"00000000" when (BAout = '1' and Grb = '1' and IR(21 downto 17) ="00000")else
myreg(to_integer(unsigned(IR(21 downto 17)))) when (BAout = '1' and Grb = '1' and IR(21 downto 17) /="00000") else
myreg(to_integer(unsigned(IR(26 downto 22)))) when (Rout = '1' and Gra = '1') else
myreg(to_integer(unsigned(IR(21 downto 17)))) when (Rout = '1' and Grb = '1') else
myreg(to_integer(unsigned(IR(16 downto 12)))) when (Rout = '1' and Grc = '1');</pre>
29
30
31
32
33
34
35
36
37
38
                Reg <= IR(26 downto 22) when Gra ='1' else
IR(21 downto 17) when Grb ='1' else
IR(16 downto 12) when Grc ='1' else
IR(26 downto 22); -- default value.
39
40
41
42
43
44
45
                 myreg(to_integer(unsigned(Reg))) <= Bus_32_in when (Rin ='1');</pre>
               Lend Behavioral;
```

Successful Compilation of Register File Component:




Memory Unit Component

```
Library ieee;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
 6
      ⊟entity memory is
 8
10
      (clk: in std_logic;
              MAin: in std_logic
              MDin, MDout, write_sig, read_sig:in std_logic;
datain: in std_logic_vector(31 downto 0); --input of MA
datain1: in std_logic_vector(31 downto 0);
dataout: out std_logic_vector(31 downto 0); --output of MA
dataout1: out std_logic_vector(31 downto 0)
12
13
14
15
16
17
        end memory;
19
20
21
22
23
24
25
      ⊟architecture Behavioral of memory is
       signal data : std_logic_vector (31 downto 0);
      ⊟Begin
26
27
      □Process (write_sig, read_sig, MDout, clk, MAin, MDin)
      ☐if (clk'event AND clk = '1') then ☐if (MAin='1') then
28
29
      | Data <= datain;
| Delsif (MDin='1') then
30
31
      | data <= datain1;
| elsif (MDout = '1') then
32
33
34
        | dataout1 <= data;
35
36
37
38
      □If (write_sig = '1') then

| data <= datain;

□Elsif (read_sig = '1') then
39
40
       | dataout <= data;
41
        End if;
42
        end if;
43
44
        End process;
        End Behavioral;
45
46
```

Successful Compilation of Memory Component:



Control Unit Component

```
Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
   4
5
             use ieee.std_logic_1164.all;
   8
          ⊟entity control_unit is
                  port
(
clk: in std_logic;
IR: in std_logic_vector (31 downto 0);
PCout, PCin, MAin, MDout, MDin, MDbus: out std_logic;
Cout, Cin, Clout, C2out, Gra, Grb, Grc, CONin, n: out std_logic;
IRin, Rout, Rin, Ld: out std_logic;
INC4, END_sig, ADD, SUB, OR_sig: out std_logic;
Read_sig, Write_sig, Wait_sig, Goto6, C_B, Decr: out std_logic;
Ain, Bin, BAout, AND_sig, SHC: out std_logic;
Result: out std_logic_vector (4 downto 0)
);
10
11
13
14
15
16
17
18
19
20
21
22
23
             end control_unit;
24
25
26
27
          □architecture Behavioral of control_unit is
Signal Op: std_logic_vector (4 downto 0);
Signal T: integer range 0 to 7 := 0; --steps
28
29
          ⊟Begin
 30
                    Op <= IR(31 downto 27);
31
32
                    process(clk,0p)
Variable x: integer range 0 to 31; --instructions
33
34
35
36
37
 38
                --Add, Or, Sub, And, Addi , Ld, St, Lar, Brlpl, Brlmi, Stop, Nop, Shc.
```

```
Case Op is

When "00000" => x:= 0; --nop

When "00001" => x:= 1; --1d

When "00011" => x:= 3; --st

When "0110" => x:= 12; --add

When "01101" => x:= 13; --addi

When "01101" => x:= 14; --sub

When "10011" => x:= 14; --sub

When "10011" => x:= 18; --brlp1

When "10010" => x:= 20; --and

When "10110" => x:= 20; --and

When "11111" => x:= 29; --shc


When "11111" => x:= 31; --stop

When "11111" => x:= 31; --stop

When others => null;

end case;
       --Output control signals:
                                                                         if (clk'event AND clk = '1') then
                                                                        PCout<='0'; PCin<='0'; MAin<='0'; MDout<='0'; MDin<='0'; MDin<='0'; MDin<='0'; MDin<='0'; C2out<='0'; Gra<='0'; Gra<='0'; Grc<='0'; C0nin<='0'; n<='0'; n<='0'; Rout<='0'; Rin<='0'; Rin<='0'; Ld<='0'; In<br/>INC4<='0'; END_sig<='0'; ADD<='0'; SUB<='0'; OR sig<='0'; Ain<='0'; Read_sig<='0'; Write_sig<='0'; Wait_sig<='0'; Goto6<='0'; Ain<='0'; Decr <='0'; Bin<='0'; BAout<='0'; OR_sig<='0'; AND_sig<='0'; SHC<='0'; C_B<='0'; Bin<='0'; Bin<='0'; Baout<='0'; OR_sig<='0'; AND_sig<='0'; SHC<='0'; C_B<='0'; Bin<='0'; Baout<='0'; Bin<='0'; Bin<-'0'; Bin<='0'; Bin<-'0'; Bin<
                                                                         if (T = 0 ) then --instruction fetch step 1 if (x=0 or x=1 or x=3 or x=6 or x=12 or x=13 or x=14 or x=18 or x=19 or x=20 or x=22 or x=29 or x=31) then PCout<='1'; MAin<='1'; INCA<='1'; Cin<='1'; end if;
                             elsif (T = 1) then --instruction fetch step 2 if (x=0 or x=1 or x=3 or x=6 or x=12 or x=13 or x=14 or x=18 or x=19 or x=20 or x=22 or x=29 or x=31) then Read_sig<='1'; Wait_sig<='1'; Cout<='1'; PCin<='1'; end if:
                             81
82
83
84
85
86
87
88
                                                                         elsif (T = 2) then--instruction fetch step 3 if (x=0 or x=1 or x=3 or x=6 or x=12 or x=13 or x=14 or x=18 or x=19 or x=20 or x=22 or x=29 or x=31) then MDout<='1'; IRin<='1'; end if;
                             | | | | |
  89
90
91
92
93
94
95
96
97
98
99
                                                                          elsif (T = 3) then
If (x=1 or x=3) then
If (x=1 or x=3) then
Grb<='1'; BAout<='1'; Ain<='1';
elsif (x=29) then
Clout<='1'; Ld<='1';
elsif (x=18 or x=19) then
Grc<='1'; Rout<='1'; CONin<='1';
elsif (x=12 or x=13 or x=14 or x=20 or x=22) then Grb<='1'; Rout<='1'; Ain<='1';
end if;</pre>
                               101
102
103
 104
104
105
106
107
                             108
109
                                                                           elsif (T = 5) then
If (x=1 or x=3) then
If (x=1 or x=3) then
Cout<='1'; MAin<='1';
elsif (x=6 or x=12 or x=13 or x=14 or x=20 or x=22) then Cout<='1'; Gra<='1'; Rin<='1'; END_sig<='1';
else END_sig<='1'; Rout<='1'; C_B<='1'; Cin<='1';
end if;</pre>
 110
111
112
113
114
115
116
117
118
                                                                            elsif (T = 6) then
If (x=1) then
If (x=1) then
elsif (X=3) then
elsif (X=3) then
elsif (x=29) then
else END_sig<='1';
end if;</pre>
Read_sig<='1'; Wait_sig<='1';
MDbus<='1'; MDbus<='1'; Cin<='1'; Decr<='1'; Goto6<='1';
end if;
119
120
121
122
123
124
125
126
127
128
129
                              elsif (t = 7) then If (x=1) then MDout<='1'; Gra<='1'; Frac{1}{1}; Frac{1}; Frac{1}{1}; Frac{1}{1}; Frac{1}{1}; Frac{1}{1}; Frac{1}{1}; Frac{1}{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; Frac{1}; F
                               130
130
131
132
133
134
135
136
137
                                                                            end if;
end if:
                                                                              Result<=Op;
                                  -end process;
end behavioral;
```

Successful Compilation of Control Unit Component:




Data Path Component

```
Library ieee;
use ieee.std_logic_unsigned.all;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
            ⊟entity Datapath is
                        clty Datapath is port(
clk_datapath: in std_logic;
PCout, PCin, MAin, MDout, MDin, MDbus: in std_logic;
Cout, Cin, Clout, C2out, Gra, Grb, Grc, CONin, n: in std_logic;
IRin, Rout, Rin, Ld: in std_logic;
INC4, END_sig, ADD, SUB, OR_sig: in std_logic;
Read_sig, Write_sig, C_B, Decr, Goto6: in std_logic;
Ain, Bin, Wait_sig,BAout, AND_sig, SHC: in std_logic;
Opcode: out std_logic_vector(4 downto 0));
d Datapath:
10
11
12
13
14
15
16
17
                end Datapath;
18
19
20
            ⊟architecture Behavioral of Datapath is
21
22
23
24
25
26
27
            COMPONENT ALU is
                        port
                      clk: in std_logic;
Bus_32: in std_logic_vector (31 downto 0);
A: in std_logic_vector (31 downto 0);
n, ADD, SUB, AND_sig, OR_sig, SHC, C_B, INC4: in std_logic;
C: out std_logic_vector (31 downto 0);
28
29
30
31
32
33
                 end COMPONENT;
34
35
            □COMPONENT register_file is
              BCOMPONENT register_file is
port(
    Rin: in std_logic;
    Gra: in std_logic;
Grb: in std_logic;
Grc: in std_logic;
Rout: in std_logic;
BAout: in std_logic;
IR: in std_logic;
Bus_32_in: in std_logic_vector (31 downto 0);
Bus_32_out: out std_logic_vector (31 downto 0);

 38
39
40
42
43
44
45
                 end COMPONENT;
```

```
49
50
51
52
53
54
55
56
57
58
59
                COMPONENT memory is
                               port(
clk: in std_logic;
MAin: in std_logic;
                               MAIN: In std_logic;
MDin, MDout, write_sig, read_sig:in std_logic;
datain: in std_logic_vector(31 downto 0); --input of MA
datain1: in std_logic_vector(31 downto 0);
dataout: out std_logic_vector(31 downto 0); --output of MA
dataout1: out std_logic_vector(31 downto 0)
                                                                                                                                                                                      --output of MA
                      end COMPONENT;
   COMPONENT control_unit is
                                port
                              Clk: in std_logic;
IR: in std_logic_vector (31 downto 0);
PCout, PCin, Main, MDout, MDin, MDbus: out std_logic;
Cout, Cin, Clout, C2out, Gra, Grb, Grc, CONin, n: out std_logic;
IRin, Rout, Rin, Ld: out std_logic;
INC4, END_sig, ADD, SUB, OR_sig: out std_logic;
INC4, END_sig, ADD, SUB, OR_sig: out std_logic;
Read_sig, Write_sig, Wait_sig, Goto6, C_B, Decr: out std_logic;
Ain, Bin, BAout, AND_sig, SHC: out std_logic;
Result: out std_logic_vector (4 downto 0)
):
                      end COMPONENT;
                    Signal A_sig: std_logic_vector(31 downto 0):= x"00001111";
Signal C_sig: std_logic_vector(31 downto 0):= x"00000000";
Signal MainBus: std_logic_vector(31 downto 0):= x"00000000";
Signal MainBus: std_logic_vector(31 downto 0):= x"00000000";
Signal BusTemp: std_logic_vector(31 downto 0):= x"00000000";
Signal BusTemp: std_logic_vector(31 downto 0):= x"00000000";
Signal BusTemp1: std_logic_vector(31 downto 0):= x"00000000";
Signal BLs=ig: std_logic_vector(31 downto 0):= x"00000000";
Signal BLs=ig: std_logic_vector(31 downto 0):= x"00000000";
Signal PCout_sig,Pcin_sig,Main_sig, Mbout_sig, Mbin_sig, Mbbus_sig,
Cout_sig,Cin_sig,Ciout_sig,Cout_sig,Gra_sig,Grb_sig,Grc_sig,
CONin_sig,Cin_sig,Clout_sig,Cout_sig,Gra_sig,Grb_sig,Grc_sig,
CONin_sig, n_sig,IRin_sig,Rout_sig,Sin_sig,Ld_sig,INC4_sig,END_i,ADD_sig,SUB_sig,OR_i,Read_i,Write_i,
Wait_i,Goto6_sig,C_B_sig,Decr_sig,Ain_sig,Bin_sig,BAout_sig,AND_i,SHC_sig: std_logic;
                     Begin
                EuO: ALU port map (clk_datapath,MainBus,A_sig,n,ADD, SUB, AND_sig,OR_sig, SHC, C_B, INC4,C_sig);
                    u1: register_file port map (Rin,Gra,Grb,Grc,Rout,BAout,IR_sig,MainBus,BusTemp1);
   98
   99
                ⊟u2: memory port map (clk_datapath, MAin,MDin, MDout, Write_sig, Read_sig,
MainBus,MainBus2, BusTemp, BusTemp1);
101
                Eu3: control_unit port map (clk_datapath, IR_sig,
PCout_sig, PCin_sig, MAin_sig, MDout_sig, MDin_sig, MDbus_sig,
Cout_sig, Cin_sig, Clout_sig, C2out_sig, Gra_sig, Grb_sig, Grc_sig,
CONin_sig, n_sig, IRin_sig, Rout_sig, Rin_sig, Ld_sig, INC4_sig,
END_i, ADD_sig, SUB_sig, OR_i,Read_i, Write_i,
Wait_i,Goto6_sig, C_B_sig, Decr_sig,Ain_sig, Bin_sig, BAout_sig, AND_i, SHC_sig,Opcode);
103
105
107
108
109
                  Lend Behavioral;
```

Successful Compilation of Data Path Component:




Results


This section will focus on the RTN and simulation results obtained from each and every component.

Components RTL


ALU Unit Component




Closer Look at ALU Component RTL Viewer:




Memory Unit Component




Register File Component




Closer Look at Register File Component RTL Viewer:




Control Unit Component



Closer Look at Control Unit Component RTL Viewer:





Data Path Component



Components Simulation

ALU Unit Component





The following inputs were initialized:

Bus_32: 00010101 01011111 111111100 00011010 (binary) = 155FFC1A (hexadecimal)

A: 00010101 01011111 111111100 00001011 (binary) = 155FFC0B (hexadecimal)

At 1st clock pulse: (Addition operation)

When ADD=1, we get output C= 2ABFF825 (hexadecimal)

At 2nd clock pulse: (Subtraction operation)


When SUB=1, we get output C=F (hexadecimal)

At 3rd clock pulse: (AND operation)

When AND=1, we get output C= 155FFC0A (hexadecimal)

In case of Shift Circular operation:

When SHC=1, n=1 (at each clock pulse the LSB from the existing output shifts in the below manner)



Before 4th clock pulse: 00010101011111111111110000001010 = 155FFC0A (hexadecimal)

After 4th clock pulse: 00101010111111111111100000010100 = 2ABFF814 (hexadecimal)

After 5th clock pulse: 01010101111111111111000000101000 = 557FF028 (hexadecimal)

After 6th clock pulse: 101010101111111111110000001010000 = AAFFE050 (hexadecimal)

At 7th clock pulse: (INC4 operation)


When INC4=1, we get output C= 000101010101111111111110000011010 = 155FFC1E (hexadecimal)

At 8th clock pulse: (C_B operation)

When $C_B = 1$, we get output C = 155FFC1A (hexadecimal)

Register File Component

The beginning phase when we can see the signal initialised for the 24 General Purpose Registers




The following inputs were initialized:


Bus_32_in: 00010101 01011111 111111100 00011010 (binary) = 155FFC1A (hexadecimal)

IR: 00010101 01011111 111111100 00001011 (binary) = 155FFC0B (hexadecimal)


<u>Condition 1:</u> When Rin=1, Gra=1, we save the value of the (Bus_32_in) input to one of the register signals



<u>Condition 2:</u> When Rout=1, Gra=1, we get the value saved in the register as (Bus_32_out) output



<u>Condition 3:</u> When BAout=1, Grb=1 we get the value from IR(21 downto 17)= 01111 (binary)= 15 (decimal) as output for (Bus_32_out)



Memory Unit Component

The following inputs were initialized:

Datain: 155FFC1A (hexadecimal)

Datain1: 155FFC0B (hexadecimal)


At rising edge of clock when $\underline{Main=1}$, we get data signal = 155FFC1A (hexadecimal)


When MDin=1, we get data signal = 155FFC0B (hexadecimal)

When MDout=1, we get Dataout1 = 155FFC0B (previously saved as data signal)

When Write=1, we get data signal = Datain = 155FFC1A (hexadecimal)

<u>When Read=1</u>, we get Dataout = 155FFC1A (hexadecimal) (previously inputted using write signal)






Control Unit Component


The following inputs were initialized:

IR: 00010101 01011111 11111100 00001011 (binary) = 155FFC0B (hexadecimal)

The following outputs were obtain PCout=1, Main=1, INC4=1, Cin=1, Opcode=2 (decimal) and initially step T=0 (instruction fetch step 1)




To verify the simulation, we manually initialized step T=1 (instruction fetch step 2) to match with control unit outputs Read=1, Wait=1, Cout=1, PCin=1, Opcode=2 (decimal)




We initialised an input where IR: 01100101 01011111 11111100 00001011 (binary) = 655FFC0B (hexadecimal)

We get outputs Grc=1, Rout=1, ADD=1, Cin=1, Opcode=12 (decimal) which is <u>ADD operation</u> and set the step T=4 to verify the simulation.




We initialised an input where IR: FD5FFC0B (hexadecimal)

We get all outputs zero other than End_signal=1, Opcode=31 (decimal) which is <u>STOP operation</u> and set the step T=4 to verify the simulation.




We initialised an input where IR: 355FFC0B (hexadecimal)

We get as outputs Cout=1, Gra=1, Rin=1, END_signal=1, Opcode=6 (decimal) which is <u>LAR operation</u> and set the step T=5 to verify the simulation.



We initialised an input where IR: 955FFC0B (hexadecimal)

We get as outputs PCout=1, Gra=1, Rin=1, Opcode=18 (decimal) which is <u>brlpl</u> operation and set the step T=4 to verify the simulation.



Conclusion

The objective of this project have been achieved by implementing implement 1-bus processor with a hardwired control unit that have specific characteristic using VHDL Code. Also, the components' functionality was tested by running the RTL Viewer and simulate each component. Furthermore, we have tried to connect all components as a one system. By achieving these goals, the team members have learnt:

- The importance of RTN Concrete (Control Signals) within the CPU.
- Learnt how to program all the components and debug errors.
- Understand how all the components are connected to reach other and how we program the top level.
- Main program syntax was learnt for example, during the use of "while" condition the 'process' is not required.