```
21 module meal(in,clk,rst,out);
22 input in,clk,rst;
23 output reg out;
24 reg [1:0] cst;
25 reg [1:0] nst;
26 parameter [1:0] s0=2'b00;
27 parameter [1:0] s1=2'b01;
   parameter [1:0] s2=2'b10;
    always@ (posedge clk)
29
30 begin
31 if (rst)
32
    out=1'b0;
   cst=s0;
33
   nst=s0;
34
35
    //else
  begin
36
    cst=nst;
37
38
    case (cst)
39
   s0:if(in) begin
    out=1'b0;
40
    nst=s1;
41
42
   end
43
    else begin
    out=1'b1;
44
45
   nst=s0;
46
    end
   sl:if(in) begin
47
48 out=1'b1;
49 nst=s2;
50 end
51 else begin
52 out=1'b0;
53
    nst=sl;
54
    end
55 s2:if(in) begin
56 out=1'b0;
57 nst=s1;
58 end
59 else begin
    out=1'b1;
60
61 nst=s0;
62 end
63 endcase
64 end
    end
65
66 endmodule
```





