



PRELIMINARY - NOT ERC RELEASED





ENGINEERING SYSTEM VIEW

Engineering notes

1. Estimated branch limits: digital 350 mA peak; analog 80 mA; driver 1.2 A burst.
 2. TP01 BAT_RAW, TP02 BAT_PROT, TP03 +5V, TP04 +3V3, TP05 AGND_STAR.
- Status: logical design only; native KiCad wiring and ERC remain open.

PRELIMINARY - NOT ERC RELEASED





ENGINEERING SYSTEM VIEW

Engineering notes

1. Provisional safe pins: SCLK GPIO12, MOSI GPIO11, CS GPIO10, LDAC GPIO9, TX_GATE GPIO8.
 2. USB, antenna keep-out and boot strap pins require footprint-level review.
- Status: logical design only; native KiCad wiring and ERC remain open.

PRELIMINARY - NOT ERC RELEASED





ENGINEERING SYSTEM VIEW

Engineering notes

- 1. MCP4921 at 20 MHz has a 1.25 MSa/s theoretical 16-bit frame ceiling; design rate 1.178 MSa/s uses 94.2% of that ceiling.
 - 2. Only one converter output option is populated at a time.
- Status: logical design only; native KiCad wiring and ERC remain open.

PRELIMINARY - NOT ERC RELEASED





ENGINEERING SYSTEM VIEW

Engineering notes

1. MCP6002 is DNP for the finished 200 kHz-class path because 1 MHz GBW gives insufficient margin.
 2. Transformer and matching values are frozen only after impedance characterisation.
- Status: logical design only; native KiCad wiring and ERC remain open.

PRELIMINARY - NOT ERC RELEASED





ENGINEERING SYSTEM VIEW

Engineering notes

1. I2C target 400 kHz with 2.2 kohm pull-ups; addresses are listed explicitly.
 2. Analog sensors receive gated power and individual RC filtering.
- Status: logical design only; native KiCad wiring and ERC remain open.

PRELIMINARY - NOT ERC RELEASED



ENGINEERING SYSTEM VIEW

Engineering notes

- 1. Transducer is connected last, through the limiter.
 - 2. Every connector pin and test point must be traced in the final KiCad netlist before ERC release.
- Status: logical design only; native KiCad wiring and ERC remain open.