DIGITAL ELECTRONICS LAB EXPERMINET – 4


PULKIT PANDEY 2K19/EP/076

AIM: To verify the truth tables for S-R, D and J-K Flip-Flops.


THEORY:

S-R FLIP FLOP

It is required to set or reset the memory cell in synchronism with a train of pulses known as a clock signal (CLK). Such a circuit is referred to as a clocked set reset (S-R) FLIP FLOP. The circuit responds to the input signal only if the clock signal is present. If Sn=Rn=0 and CLK is applied, the output at the end of the clock pulse is the same as output before the clock pulse i.e. Qn+1=Qn.




S	R	CLK	Outputs Q _{n+1}
0	0	↑	Q _n (No Change)
0	1	↑	0
1	0	↑	1
1	1	↑	⋆(Race)




J-K FLIP FLOP

The uncertainty in the state of an S-R flip flop when Sn=Rn=1 can be eliminated by converting it into a J-K flip flop.




Truth Table

J	K	CLK	Q
0	0	†	Q ₀ (no change)
1	0	†	1 ~
0	1	†	0
1	1	†	\overline{Q}_0 (toggles)




D TYPE FLIP FLOP

The circuit diagram of D-type flip flop shows that it has only one input reference i.e. D-input or data input. Its truth table shows that the ouput Qn+1 at the end of the clock pulse equals the input Dn before the clock pulse.





Input	Output
$\mathbf{D}_{\mathbf{n}}$	Q_{n+1}
0	0
1	1




SOFTWARE SIMULATIONS

S-R FLIP FLOP





J-K FLIP FLOP





D TYPE FLIP FLOP

