

# DIGITAL ELECTRONICS LAB

## EXPERIMENT – 4

PULKIT PANDEY


2K19/EP/076

**AIM:** To verify the truth tables for S-R, D and J-K Flip-Flops.


**THEORY:**

### S-R FLIP FLOP

It is required to set or reset the memory cell in synchronism with a train of pulses known as a clock signal (CLK). Such a circuit is referred to as a clocked set reset (S-R) FLIP FLOP. The circuit responds to the input signal only if the clock signal is present. If  $S_n=R_n=0$  and CLK is applied, the output at the end of the clock pulse is the same as output before the clock pulse i.e.  $Q_{n+1}=Q_n$ .




S	R	CLK	Outputs $Q_{n+1}$
0	0	↑	$Q_n$ (No Change)
0	1	↑	0
1	0	↑	1
1	1	↑	★(Race)



K Map

## J-K FLIP FLOP

The uncertainty in the state of an S-R flip flop when  $S_n=R_n=1$  can be eliminated by converting it into a J-K flip flop.



Truth Table


J	K	CLK	Q
0	0	↑	$Q_0$ (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	$\bar{Q}_0$ (toggles)



K Map

## D TYPE FLIP FLOP

The circuit diagram of D-type flip flop shows that it has only one input reference i.e. D-input or data input. Its truth table shows that the output  $Q_{n+1}$  at the end of the clock pulse equals the input  $D_n$  before the clock pulse.




Input	Output
$D_n$	$Q_{n+1}$
0	0
1	1


	$Q_n$	0	1
$D$	0	0	0
1	1	1	1

$Q_{n+1} = ?$



## SOFTWARE SIMULATIONS

### S-R FLIP FLOP





## J-K FLIP FLOP



## D TYPE FLIP FLOP

