


# IITB-RISC

Aditya Jain, Ashwin Ramachandran

Pulkit Agarwal, Vaibhav Raj

## 1 Circuit diagram





**State 6:-** This state is ran by the BEQ operation. It sets the control signals for updating the program counter and also for the inputs of the ALU. Note that the ALU inputs depend upon the zero bit. According to the equality condition, the ALU-b signal is set either to 1 or the value of the immediate.

**State 7:-** For the SM operation. Sets the control signals to increment the memory address for writing by 1. Also, this state causes the register file read address to the output of the priority encoder. The priority encoder takes the 8 bit signal (which is a part of the instruction), and outputs the register indices that need to be updated in a ascending order.

Note that this state is repeated multiple times. When running the SM operation, this state occurs as many times as we have to store into the memory, each time with the writing address being 1 more then the previous writing address.

**State 8:-** This state is responsible for incrementing the memory address from which has to be loaded into the register for the LM operation. The register which has to be written into is set according to the output of the priority encoder. The LM operation will need one state to run multiple times due to multiple write operations into the register file. This will be done in state 9, which is a successor of state 8.

**State 9:-** This state runs repetitively in the LM operation. Writing is done into the registers on the basis of addresses derived from the 8 bit selection signal.

**State 10:-** This state is a non repeating state for LM operation. This state does the last write operation into the register file and leads to state 3 for storing the update of program counter.

## 4 16 Bit Kogge Stone Adder

To design the adder, we have used a 16 bit Kogge Stone Network, with the process done as shown below.

