Skip to content
High Speed Configuration solution for Intel/Altera MAX 10 FPGA
Verilog Other HTML SystemVerilog VHDL Tcl
Branch: master
Clone or download
Fetching latest commit…
Cannot retrieve the latest commit at this time.
Permalink
Type Name Latest commit message Commit time
Failed to load latest commit information.
cores
docs
sketch/M10_high_speed_config
source
submodules
synth
.gitmodules
LICENSE
README.md

README.md

M10_high_speed_config_rtl

High Speed Configuration solution (FPGA/RTL part) for Intel/Altera MAX 10 FPGA

You can’t perform that action at this time.