M10_high_speed_config_rtl
High Speed Configuration solution (FPGA/RTL part) for Intel/Altera MAX 10 FPGA
Join GitHub today
GitHub is home to over 40 million developers working together to host and review code, manage projects, and build software together.
Sign up
High Speed Configuration solution for Intel/Altera MAX 10 FPGA
Verilog
Other
HTML
SystemVerilog
VHDL
Tcl
- Verilog 61.1%
- Other 17.2%
- HTML 11.9%
- SystemVerilog 7.5%
- VHDL 2.1%
- Tcl 0.2%
Fetching latest commit…
Cannot retrieve the latest commit at this time.
| Type | Name | Latest commit message | Commit time |
|---|---|---|---|
| Failed to load latest commit information. | |||
|
cores | ||
|
|
docs | ||
|
|
sketch/M10_high_speed_config | ||
|
|
source | ||
|
|
submodules | ||
|
|
synth | ||
|
|
.gitmodules | ||
|
|
LICENSE | ||
|
|
README.md | ||