	Title	Design requiremnents Description	Issues/Concern	Setup	Generate	Verfication Check	Requirments Cover	Link	Covera;	ge Links Weight	Goal
						ARVALID, AWVALID,					
	Asyncron us RST	Reset the entire design	N/A	ANRST == 0 eveything else can be randomized	ANRST == 0	WVALID, AWVALID, WVALID == 0, these signals can only be driven high if RST is high at a clock edge	Cover point SVA			1	100
4		300/611		Edd		SOOK GUEE				1	100
				set internal signals	Random stimulus with contraint	Signals being					
	complian	When valid is high and ready is low, signals that are accicated with valid do not change	N/A	to cause YXVALID = 1 and YXREADY = 0	AXVALID = 1 and	associated with valid field are constant even when ready goes	Cover point SVA			1	100
_	<u>ce</u>	uonocciange	IV/A	r can be A of fluit)	- 0	IOW	Cover politicava			1	100
	Hand			set internal signals							
		valid goes low and ready is high, values can change that are planning to be sent		to cause YXVALID low and YXREADY high	Random stimulus	Check that signals wither change or do not change	SVA			1	100
						Check AWADDR is as expected WLAST transfer must complete before					
	Master Write			set internal signals to cause AWLEN =		BVALID is asserted Check WDATA sent is correct					
	simple (1 byte 1 transfer)	Write 1 byte to slave	N/A		Random stimulus	Check if data sent is correct	Cover point			1	100
						RVALID cannot be asserted until					
	Master Read simple (1 byte, 1			set internal signals to cause ARLEN =	Random	ARADDR has been trasnfered Check RDATA read is					
.2	cransfer)	Read 1 byte from slave	N/A	4'b0 and ARSIZE = 0	stimulus	correct	Cover point			1	100
				Randomize internal signal to cause		Master writes we check BRESP is ok on each write up to the					
	Master Write FULL	write up to full AXI througput metrics	N/A	random AWLEN and fix AWSIZE = Max value	Rand stimulus	full 2048 bytes of data (max AXI throughput)	Cover point for max throughput of 2048			1	100
				D •							
	Master Read FULL	read up to 6.11 thm	N/A			Max throughput of	Cover pointmax throughput of				
.2	FULL	read up to full AXI througput metrics	IVIA	value	stimulus	read data is correct	2048			1	100
						FIXED: AXADARR no change					
						if read RDATA as expected INCR:					
						AXADRR increments by value I expect if read RDATA should be as expected					
					Rand	WRAP: AXADDR wraps around after hitting					
	Burst modes	Each mode upholds its specific		Randomize the Burst signal with	constraint that AXBURST	max address range for if read RDATA should be as expected					
.1	Writing	standards	N/A	constraint	!= 2'b11		Cover point			1	100
						FIXED: AXADARR no change					
						if read RDATA as expected					
						AXADRR increments by value I expect if read RDATA should be as expected					
						WRAP: AXADDR wraps around after hitting					
		Each mode upholds its specific	NI/A	randomize burst	Rand	max address range for if read RDATA should be as expected	Cover point				
.2	Reading	standards	N/A	signal	stimulus		SVA			1	100
			I do not think I		Rand stimulus with	Check every possible					
6	Cache Complian ce	All cache values are tested and specifications are met	can test this without an interconnect	randomize cache signals		check every possible combination making sure that cache signals are abided by	Cover point			1	100
7		Check all possible combinations, privileged vs unprevliged, secure vs unsecure, data vs instruction (Still confused on what this entails)	Do not know how to test exactly	IDK	Rand stimulus	Not sure yet	Cover point			1	100
4	<u>uge</u>	and chickens			weuð					1	100
		Start the AW or AR addr at a weird spot so not the entire data is received (example: 0x1, size is 32				Make sure data read					
٥		bits, on the 1st transfer only 1-3 bytes are written or read and then from there each word should be fully	N/A	Randomize internal signals so AXADRR is unalligned	Rand stimulus	Make sure data read back during reads makes sense and the unalligned transfer is correct	Cover point			1	100
	ERROR	Juli	IVIA		ouπulus	CONTECT	oover pullit			1	100
		Send an unsupported address to slave	N/A	Set AXADDR to a value that Is not available		DECRR signal should go high	Cover point			1	100
	ERROR FIFO	Send too much data to slave causing		Send/ read more	Rand	SI NED -1	Course				
.2	overrun	a SLVRRR	N/A	data then size of fifo	stimulus	SLVRR should go high	Cover point			1	100
						Preform a Exclusive write to a location					
10		Make sure RMW is supported and check accordingly	N/A	Set internal signals such that AXLOCK = exclusive transfer	Rand stimulus	write to a location and read value later to make sure the read was exclusive	Cover point			1	100
			Last of my list will be amazing if I do it but everything above			I think it's the same as everything above					
	Out of order	Send transfers with ID's and make sure OOO is working as expected	this is more important	Set different BID's	Rand stimulus	as everything above but now I need to check ID's	Cover point			1	100
						Depending on IP					
	Read and Write to the same address	Send read and write at the same	N/A	randomize such that ARADDR and AWADRR are equal	Rand stimulus	either the read or write will stall and one will occur before the other	Cover Point			,	100
-1		, 224, 555		o oquat	.au3					1	100