

Design requirements						Verification Requirements			Coverage Links				Tracability Matrix
Section	Title	Description	Issues/Concerns	Setup	Generate	Check	Cover	Link	Type	Weight	Goal		
	Asynchron 1. Use RST	Reset the entire design	N/A		ANRST == 0 everything else can be randomized	ANRST == 0	ARVALID, ARWVALID, WVALID == 0, these signals can only be driven high if RST is high at a clock edge	Cover point SVA				1	100
	Hand shake completi ce	When valid is high and ready is low, signals that are accicated with valid do not change	N/A		set internal signals to cause YVALID = 1 and YBREADY = 0 (X can be R or W and Y can be A or null)	Random stimulus with constraint AXVALID = 1 and AXBREADY = 0	Signals being associated with valid field are constant even when ready goes low	Cover point SVA				1	100
	Hand shake values change	valid goes low and ready is high, values can change that are planning to be sent	N/A		set internal signals to cause YVALID low and YBREADY high	Random stimulus	Check that signals withter change or do not change	SVA				1	100
	Master Write simple 1 byte 1 transfer	Write 1 byte to slave	N/A		set internal signals to cause AWLEN = 4'b0 burst length = 1 AWSIZE = 4'b0 each transaction is 1 byte	Random stimulus	Check AWADDR is as expected WLAST transfer must complete before BVALID is asserted Check WDATA sent is correct Check if data sent is correct	Cover point				1	100
	Master Read simple 1 byte, 1 transfer	Read 1 byte from slave	N/A		set internal signals to cause ARLEN = 4'b0 and ARSIZE = 0	Random stimulus	RVALID cannot be asserted until ARADDR has been transferred Check RDATA read is correct	Cover point				1	100
	Master Write 4.1 FULL	write up to full AXI throughput metrics	N/A		Randomize internal signal to cause random AWLEN and fix AWSIZE = Max value	Rand stimulus	Master writes we check BRESP is ok on each write up to the full 2048 bytes of data (max AXI throughput)	Cover point for max throughput of 2048				1	100
	Master Read 4.2 FULL	read up to full AXI throughput metrics	N/A		Randomize internal signal to cause random ARLEN and fix ARSIZE = Max value	Rand stimulus	Max throughput of read data is correct	Cover pointmax throughput of 2048				1	100
	Burst modes Writing	Each mode upholds its specific standards	N/A		Randomize the burst signal with constraint	Rand stimulus constraint for that AXBURST = 2'b11	FIXED: AXADDRR no change if read RDATA as expected INCR: AXADDRR increments by value I expect if read RDATA should be as expected WRAP: AXADDRR wraps around after hitting max address range for if read RDATA should be as expected	Cover point				1	100
	Burst modes Reading	Each mode upholds its specific standards	N/A		randomize burst signal	Rand stimulus	FIXED: AXADDRR no change if read RDATA as expected INCR: AXADDRR increments by value I expect if read RDATA should be as expected WRAP: AXADDRR wraps around after hitting max address range for if read RDATA should be as expected	Cover point SVA				1	100
	Cache Consisten cy	All cache values are tested and specifications are met	I do not think I can test this without an interconnect	randomize cache signals	Rand stimulus with constrain st shown in photo	Check every possible combination making sure that cache signals are abided by	Cover point					1	100
	7 privilege	Check all possible combinations, privileged vs unprivileged, secure vs unsecure, data vs instruction (Still confused on what this entails)	Do not know how to test exactly	IDK	Rand stimulus	Not sure yet	Cover point					1	100
	Unalign d. 8 transfers	Start the AW or AR addr at a weird spot so not the entire data is received (example: 0x1, size is 32 bits, on the 1st transfer only 1-3 bytes are written or read and then from there each word should be fully seen	N/A	Randomize internal signals so AXADDRR is unaligned	Rand stimulus	Make sure data read back during reads makes sense and the unaligned transfer is correct	Cover point					1	100
	ERROR Unsuppor ted address	Send an unsupported address to slave	N/A	Set AXADDRR to a value that is not available	Rand stimulus	DECRR signal should go high	Cover point					1	100
	ERROR FIFO 9.2 overrun	Send too much data to slave causing a SLVRRR	N/A	Send/ read more data then size of ffo	Rand stimulus	SLVRR should go high	Cover point					1	100
	Excults 10 y	Make sure RMW is supported and check accordingly	N/A	Set internal signals such that AXLOCK = exclusive transfer	Rand stimulus	Perform a Exclusive write to a location and read value later to make sure the read was exclusive	Cover point					1	100
	Out of 11 order	Send transfers with ID's and make sure OOO is working as expected	Last of my list will be amazing if I do it but everything above this is more important	Set different BID's	Rand stimulus	I think it's the same as everything above but now I need to check ID's	Cover point					1	100
	Read and Write to 12 address	Send read and write at the same time to the same address	N/A	randomize such that AXADDRR and AWADDR are equal	Rand stimulus	Depending on IP either the read or write will stall and one will occur before the other	Cover Point					1	100