



DFI protocol

ML

PHY



valid beat



Jan
Haupt

• DDR command signals
have ~~to be~~ to map
to dtio. These signals are
aptly named though.

• MC has to follow
SDR timing and dti
latencies as well.

• DFI write transaction

Write command to data:

$t_{phy-wrdat} + t_{phy-wrdataen}$

'cs' signal for CPDQ

Read command to data:

$t_{data-en} + t_{phy-rdlat}$

• Buses can be interrupted. Be sure not
to do this if you want uncorrupted data.

- When there are write dependencies, set two data-delay to a sufficiently large number to delay the bus by a certain amount. Others can be dynamically set.

Frequency Ratios

- Only worry about it for debugging.

Meeting with Swaley

- 4 beat burst of 8 Lits to less pins, less crosstalk.
- Figure out PCB stuff.