Computer Architecture (CS-201, Dec 2005)

Time: 3 Hrs Max Marks: 60

Note: Section A is compulsory. Attempt five questions from Section B & C, taking at least two questions from each section.

Section-A

1. (a) Convert the following logic function into minterm.

ABC`DE` + AB`C`DE` +ABCDE` + AB`CD`E`

- (b) Define the terms real time computer and process control computer.
- (c) Give the layered view of a computer system.
- (d) What is the role of shift Registers in digital computers?
- (e) Perform the subtraction with the following unsigned binary number by taking the 2's compliment of the subtrahend.

1010100 - 1010100

- (f) Explain the meaning of the memory-reference instruction STA.
- (g) What is the difference between micro program and micro code?
- (h) What do you mean by software interrupt?
- (i) How Cache Memory is useful in memory hierarchy?
- (j) What do you mean by Iterrupt initiated I/O Concept?

Section-B

- 2. Explain in brief about MIMD machines.
- 3. Give an overview of CISC Architecture.
- 4. A Computer employs RAM chips of 256 X 8 and ROM chips of 1024 X 8. The computer system needs 2K bytes of RAM, 4K bytes of ROM, and four interface units, each with four registers. A memory-mapped I/O configuration is used. The two highest-order bits of the address bus are assigned 00 for RAM, 01 for ROM, and 10 for interface registers. Give the address range in hexadecimal for RAM, ROM and interface.
- 5. A DMA controller transfers 16-bit words to memory using cycle stealing. The words are assembled from a device that transmits characters at a rate of 2400 characters per second. The CPU is fetching the executing instructions at an average rate of 1 million instructions per second. By how much will the CPU be slowed down because of the DMA transfer?
- 6. Discuss the hardware implementation of division for signed-magnitude data.

Section-C

- 7. Explain in detail the main features of at least two performance evaluation benchmarks.
- 8. (a) Explain why poor load balancing leads to less than-linear speed up?
 - (b) A given processor has 32 registers, uses 16-bit immediates, and has 142 instructions in its ISA. In a given program, 20% of the instructions take one input register and have one output register, 30% have two input registers and one output register, 25% have one output and one input register and take an immediate input as well, and the remaining 25% have one immediate input register. For each of the four types of instructions, how many bits are required? Assume that the ISA requires that all instructions be a multiple of 8 bits in length.
- 9. (a) How does pipelining improve performance?
 - (b) What is the result of the following operations when executed on a 8-bit processor that uses a 2's complement representation for negative integers?

LSH 14, 3

ASH 17, 5

LSH-23, -2

ASH-23, -2