

Unit II

Communication Interface 06 Hours

Basic Peripherals & their interfacing with 8086/8088, Semiconductor Memory Interfacing-Dynamic RAM Interfacing-Interfacing I/O ports-PIO-8255, Modes of operation-interfacing Analog-Digital Data converter-stepper motor interfacing


What is a Microprocessor ("μP")?

A microprocessor is a central processing unit or the brain of a computer inside a single Integrated circuit (IC). It is made up of millions of semiconductor transistors, diodes & resistors and it is responsible for any arithmetic or logical operation. It is a digital device capable of processing any binary data given to it.


The first microprocessor was the Intel 4004, introduced in 1971. The 4004 was not very powerful; it was primarily used to perform simple mathematical operations in a calculator called "Busicom."

The Central Processing Unit (CPU) '**controls**' what the computer does and is responsible for performing **calculations** and **data processing**. It also handles the movement of data to and from system memory.

The central processing unit is the processor that controls all the functions of the computer system. Fitted in socket 7 in following diagram. Top of it fan is fitted.



A general-purpose microprocessor consists of ALU (arithmetic logic unit), control unit and register array. The ALU's purpose is to apply any logical or arithmetic operation on the data provided by the computer memory. The microprocessor fetches the instruction from memory and executes it sequentially. When the instruction is complete, it sends the resultant data through the output in a binary digital form.



So basically a microprocessor takes input from input devices (keyboard, mouse) process it as per instructions given in the memory and produces output (Monitor). Memory unit is a component of a computer system. It is used to store data, instructions and information.

All processing is going to done by Microprocessor("μP"). A microprocessor consists of an ALU, control unit and register array.

ALU performs arithmetic and logical operations on the data received from memory. ALU fetch the all data from memory unit. After fetching microporcoressor decode the instructions. After decoding it execute the instruction.

Lets understand what is decoding.

for example:

what is the language used to write following instruction.

a=b+c Higher level language is used to write this kind of instruction.

ADD B, C; Assembly level language Which we are going to used

0110111 Machine language, Lower level lang, Object code, Binary Lang

When we compile the program then HLL code is converted into Machine level language. For example C program saved file using .c extenstion, once we compile another file is created i.e. .bin or .obj

Now when Microprocessor("μP") fetch the instrucion in binary format.

Now when we creating assembly language program in 8085/8086 program then it saved as extension .ASM and these program given to assembler to convert code in Machine Level Language.

After decoding Microprocessor("μP") Binary code or opcode (unique code of instruction)

Instruction Cycle

The time required to complete the execution of an instruction is called an instruction cycle. It may consist of one or more machine cycles. The first of these is always the opcode fetch cycle. The following steps should be performed to execute an instruction.

- Fetch** – The address stored in the program counter (PC) is used to fetch the next instruction, which is then stored in the instruction register.
- Decode** – The encoded instruction from the instruction register is interpreted by the decoder.
- Reading effective address** – The address specified in the instruction is read from main memory, and the required data is fetched. The effective address is determined by whether direct or indirect addressing is used.
- Execute** – Consists of memory read (MR), memory write (MW), input output read (IOR) and input output write (IOW).

Control unit controls the instructions and flow of data within the computer. The control unit converts the input into control signals and then sent to the processor and directs the execution of a program. The operations that have to be performed are directed by the processor on the computer.

register array There are various types of registers in 8085/8086. These registers are used for storage, manipulating data and instructions. It consists of registers identified by letters like B, C, D, E, H, L, and accumulator.

Lets clear some fundamentals of microprocessor:

What is Number System:

We already discuss in Unit 1. In this unit we are going to use **Hexadecimal Number**.

Hex is going to convert into binary in machine. So we already know the conversion process of HEX to Binary.

For example

35H=00110101

41H=01000001

72H=01110010

FFH= 11111111

To convert this number we need 8 bits. Therefore it is known as 8 bit number.

Range of 8 bit number is 00 to FF. 8 bit number known as bit

Range of 16 bit number is 0000 to FFFF 16 bit number known as word.

Example Identify how many bit numbers are: 25, 62, 1234, 4000, 51FC, 5721, 21, FF

Lets understand concept of power of 2

- $2^1 = 2$
- $2^2 = 4$
- $2^3 = 8$
- $2^4 = 16$
- $2^5 = 32$
- $2^6 = 64$
- $2^7 = 128$
- $2^8 = 256$
- $2^9 = 512$
- $2^{10} = 1024$ is also known as 1K in computer language


- $2^{11} = 2^1 * 2^{10} = 2 * 1K = 2K$
- $2^{16} = 2^6 * 2^{10} = 64 * 1K = 64K$
- $2^{20} = 2^{10} * 2^{10} = 1K * 1K = 1M$
- $2^{23} = 2^3 * 2^{20} = 8 * 1M = 8M$ **Example Camera 8 Mega Pixel**
- $2^{30} = 1073741824$ is also known as 1G in computer language **Giga Byte**
- $2^{40} = 1099511627776$ is also known as 1T in computer language **Tera Byte**

BUSES:


A bus organization is a group of conducting wires which carries information, all the peripherals are connected to microprocessor through the bus. A system bus is nothing just a group of wires to carry bits.

Bus is a common channel through which bits from any sources can be transferred to the destination. Each wire carries just one bit, so the number of wires determines the largest data WORD the bus can transmit: **a bus with eight wires can carry only 8-bit data words, and hence defines the device as an 8-bit device. Following fig shows bus and bit identification**


4 bit




8Bit



16 bit



The diagram to represent the bus organization of 8085 microprocessor is given below:-



Types of Bus in the microprocessor are:-

- Address Bus
- Data Bus
- Control Bus

1.Address Bus:-

The address bus carries information about the location of data in the memory. The address bus is unidirectional because of data flow in one direction, from the microprocessor to memory or from the microprocessor to input/out devices. Length of Address bus of 8085 microprocessor is 16 bit (That is, four hexadecimal digits), ranging from 0000H to FFFF H. The microprocessor 8085 can transfer maximum 16-bit address which means it can address 65,536 different memory location i.e 64KB memory.

Address Bus is used to perform the first function, identifying a peripheral or a memory location. In any operation address bus is used first.

2.Data Bus:-

The data bus allows data to travel between the microprocessor (CPU) and memory (RAM). The data bus is **bidirectional because of data flow in both directions**, from the microprocessor to memory or input/output devices and from memory or input/output devices to microprocessors. Length of Databus of 8085 microprocessor is 8 bit (that is, two hexadecimal Digits0, ranging from 00H to FF H).

The data bus is used to perform the second function, transferring binary information.

3.Control Bus:-

The control bus carries the control signals to control all the associated peripherals, the microprocessor uses control bus to process data, that is what to do with selected memory location signals are:-

- a. memory card read
- b. memory write
- c. input/output,write.

Microporcessor decide reading and writing operations.


Writing operation For example address bus decide location 1000 in memory, Data bus decide write 75 in 1000 address then control bus write that data into address 1000.

Reading Operation: For example If we want to read data from location 1000. then first address bus is used to find address then location is selected. Now control bus is going to be used for read operation, and finally data bus used to transfer that data to microprocessor.

The **system bus** works by combining the functions of the three main buses: namely, the data, address and control buses. System bus characteristics are dependent on the needs of the processor, the speed, and the word length of the data and instructions. The size of a bus, also known as its width, determines how much data can be transferred at a time and indicates the number of available wires. A 32-bit bus, for example, refers to 32 parallel wires or connectors that can simultaneously transmit 32 bits.

Internal Architecture of 8086

Below Fig. shows a block diagram of Internal Architecture of 8086. The Intel **8086 Microprocessor** is an improved version of the Intel **8085** Microprocessor, which was introduced in 1976. It's a 16-bit microprocessor with 20 address lines and 16 data lines, and it can store up to 1MB of data. It contains a sophisticated instruction set that facilitates operations like as multiplication and division.



The 8086 microprocessor is divided into two functional units:

EU (Execution Unit)

BIU (Bus Interface Unit).


What is Pipelining?

8085 fetch the one instruction, get inside the processor, execute it, finished it. After that it fetch the next instruction.



3.1(a) Simplified View

But in 8086 it will fetch the one instruction from memory, while executing that instruction it fetch another instruction side by side. That's the reason 8086 architecture divides into two function units.



3.1(b) Expanded View

3.1 Two-Stage Instruction Pipeline

Pipelining organizes the execution of the **multiple instructions simultaneously**. **Microprocessor instruction pipelining** is a hardware implementation that allows multiple instructions to be simultaneously processed through the [instruction cycle](#). This is enabled by the instruction cycle itself as it divides the operations that have to be performed on each instruction into standalone phases (e.g. decode, fetch, execute).

Advantages of pipelining:

1. The execution unit always reads the next instruction byte from the queue in BIU. This is faster than sending out an address to the memory and waiting for the next instruction byte to come.
2. In short pipelining eliminates the waiting time of EU and speeds up the processing.
3. The 8086 BIU will not initiate a fetch unless and until there are two empty bytes in its queue. 8086 BIU normally obtains two instruction bytes per fetch.

Disadvantages of pipeling:

1. Pipelining fails when there is branching.

Lets Understand the BIU (Bus Interface Unit):

The **BIU (Bus Interface Unit)** fetches instructions, reads data from memory and ports, and writes data to memory and I/O ports. **EU (Execution Unit)** receives program instruction codes and data from the BIU, executes these instructions and stores the results either in the general registers or outputs them through the BIU. EU has no connections to the system buses. It receives and outputs all


The BIU of 8086 microprocessor has the following functional parts:

1. Segment Register:

Segment registers are basically memory pointers located inside the CPU. Segmentation means dividing the memory into logically different parts called segments. 8086 has a 20-bit address bus, hence it can access 1MB memory ($2^{20} = 2^{10} * 2^{10} = 1K * 1K = 1M$). It is not possible to work with a 20 bit address as it is not a byte compatible number i.e. (20 bits is two and a half bytes).

To access the information in memory we use virtual addresses. Because we created pages and keep information. To avoid working with this incompatible number, we create a virtual

model of the memory. Here the memory is divided into 4 segments: Code, Stack Data and Extra. The max size of a segment is 64KB and the minimum size is 16 bytes.



Offset address tells the **memory location within the segment**.

CS, SS, DS and ES give you Segment Address. And IP, SP, BP, SI and DI give us offset address.

Physical Address:

In computing, physical address refers to a memory address or the location of a memory cell in the main memory. It is used by both hardware and software for accessing data. Software, however, does not use physical addresses directly; instead, it accesses memory using a virtual address. A hardware component known as the memory management unit (MMU) is responsible for translating a virtual address to a physical address.

$$\text{Physical Address} = \text{Address of segment} * 10H + \text{Offset Address}$$

For example: CS=1000H and IP=2345H then calculate Physical address?

$$\text{Physical Address} = 1000H * 10H + 2345H = 10000 + 2345 = 12345H$$

Example 2: CS=4042H and IP=0580H then calculate Physical address?

$$\text{Physical Address} = 4042H * 10H + 0580H = 40420H + 0580H = 409A0H$$

Another method to calculate Physical Address using Binary conversion is as follows

Ex: Segment address -----→ 1005H
 Offset address -----→ 5555H
 Segment address -----→ 1005H ----- 0001 0000 0000 0101
 Shifted left by 4 Positions----- 0001 0000 0000 0101 0000
 +
 Offset address --- 5555H ----- 0101 0101 0101 0101
 Physical address ----- 155A5H 0001 0101 0101 1010 0101

All x86 segment registers are 16 bits in size, irrespective of the CPU:

They all content the addresses of the segments.

- **CS**, *code segment register*. Machine instructions exist at some offset into a code segment. The segment address of the code segment of the currently executing instruction is contained in CS. The processor uses CS segment for all accesses to instructions referenced by instruction pointer (IP) register. CS register cannot be changed directly. The CS register is automatically updated during far jump, far call and far return instructions. It is used for addressing a memory location in the code segment of the memory, where the executable program is stored.
- **DS**, *data segment register*. Variables and other data exist at some offset into a data segment. There may be many data segments, but the CPU may only use one at a time, by placing the segment address of that segment in register DS. By default, the processor assumes that all data referenced by general registers (AX, BX, CX, DX) and index register (SI, DI) is located in the data segment. DS register can be changed directly using POP and LDS instructions. It points to the data segment memory where the data is resided.
- **SS**, *stack segment register*. The stack is a very important component of the CPU used for temporary storage of data and addresses. Therefore, *the stack has a segment address*, which is contained in register SS. By default, the processor assumes that all data referenced by the stack pointer (SP) and base pointer (BP) registers is located in the stack segment. SS register can be changed directly using POP instruction. It is used for addressing stack segment of memory. The stack segment is that segment of memory, which is used to store stack data.
- **ES**, *extra segment register*. The extra segment is exactly that: a spare segment that may be used for specifying a location in memory. By default, the processor assumes that the DI register references the ES segment in string manipulation instructions. ES register can be changed directly using POP and LES instructions. It also refers to segment which essentially is another data segment of the memory. It also contains data.


Instruction Pointer (IP):

Instruction Pointer holds the 16 bit address or offset of the next code byte within the code segment. The value contained in the Instruction Pointer called as Offset because the value must be added to the segment base address in CS to produce the required 20 bit address. CS register contains the Upper 16 bit of the starting address of the code segment in the 1 Mbyte address range the instruction pointer contains a 16 bit offset which tells wherein that 64 Kbyte code segment the next instruction byte has to be fetched from.

Instruction Queue

BIU gets upto 6 bytes of next instructions bytes and stores them in the instruction queue. **8086 Queue is only Six Byte long:**

1. This is because the longest instruction in the instruction set of 8086 is six byte long.
2. Hence with a six byte long queue it is possible to pre-fetch even the longest instruction in the main program.



1. As shown in the above figure, while the EU is busy in decoding the instruction corresponding to memory location 100F0, the BIU fetches the next six instruction bytes from locations 100F1 to 100F6 numbered as 1 to 6.
2. These instruction bytes are stored in the 6 byte queue on the first in first out (FIFO) basis.
3. When EU completes the execution of the existing instruction and becomes ready for the next instruction, it simply reads the instruction bytes in the sequence 1, 2.... from the Queue.
4. Thus the Queue will always hold the instruction bytes of the next instructions to be executed by the EU.
5. Queue refilling is done when there are 2 bytes are available. 8086 is an 16 bit processor, it transfer 16 bit i.e. 2 bytes in one cycle. Thats the reason when Queue has a room for at least two bytes then BIU refill the queue.

Note: The process of fetching the next instruction when the present instruction is being executed is called as pipelining. Pipelining has become possible due to the use of queue. BIU (Bus Interfacing Unit) fills in the queue until the entire queue is full. BIU restarts filling in the queue when at least two locations of queue are vacant.




Fig. 2.10 Addition of IP to CS to produce the physical address of the code byte. (a) Diagram, (b) Computation.

Lets Understand the EU (Execution Unit):

The Execution unit tells the BIU where to fetch instructions or data from decodes instructions and Executes instructions. EU has no direct connection with system buses as shown in the above figure, it performs operations over data through BIU. Execution unit receives program instruction codes and data from the BIU, executes them and stores the results in the general registers.

ALU (Arithmetic and Logic Unit)

The EU unit contains a circuit board called the Arithmetic and Logic Unit. The ALU can perform arithmetic, such as; +, -, ×, / and logic such as OR, AND, NOT operations.

Pointers and index registers.

The pointers contain within the particular segments. The pointers IP, BP, SP usually contain offsets within the code segments, data and stack segments respectively

1. Stack Pointer (SP) is a 16-bit register pointing to program stack in stack segment.
2. Base Pointer (BP) is a 16-bit register pointing to data in stack segment. BP register is usually used for based, based indexed or register indirect addressing.
3. Source Index (SI) is a 16-bit register. SI is used for indexed, based indexed and register indirect addressing, as well as a source data addresses in string manipulation instructions.
4. Destination Index (DI) is a 16-bit register. DI is used for indexed, based indexed and register indirect addressing, as well as a destination data address in string manipulation instructions.

General purpose register


There are 8 general purpose registers, i.e., AH, AL, BH, BL, CH, CL, DH, and DL. These registers can be used individually to store 8-bit data and can be used in pairs to store 16bit data. The valid registerbe used individually to store 8-bit data and can be used in pairs to store 16bit data.

General Purpose Registers


| | | | |
|----|----|----|-------|
| AX | AH | AL | |
| BX | BH | BL | Base |
| CX | CH | CL | Count |
| DX | DH | DL | Data |

The AX register can be accessed as a 16-bit register, or as AH an 8-bit register (H referring to the high-order byte of AX), and AL an 8-bit register (L referring to the low-order byte of AX). Similarly BX can be accessed as BH and BL, CX can be accessed as CH and CL, DX can be accessed as DH and DL.

For example:



Another example copy the data from one register to another



The four index registers are used primarily with operations related to the memory addressing modes of the 8086 microprocessor.

Lets write an simple ALP program to perform addition of two numbers i.e 04H and 05H

Solution: **Algorithm**

1.Start

2.Store the value 04H in in BL register using MOV command

MOV Destination, Source

The destination operand can be any register or a memory location whereas the source operand can be a register, memory address, or a constant/immediate.

3. Stored the value 04H in CL register using MOV command

4. Perform the addition using ADD command

ADD Destination, Source

This instruction adds the data of destination and source operand and stores the result in destination. Both operands should be of same type i.e. words or bytes otherwise assembler will generate an error.

5. Stop

Program

MOV BL, 04H

MOV CL, 05H

ADD BL, CL

Control Unit:

The control unit in 8086 microprocessor produces control signal after decoding the opcode to inform the general purpose register to release the value stored in it. And it also signals the ALU to perform the desired operation.

Note: Here Control unit Decode opcode and add an operand. For example ADD BL, CL whole opcode is going to decode. for this instruction ADD BL, 05H here opcode only created for ADD BL and 05H is operand going to add

Control unit having one incoming and one outgoing line, Here incoming line used when opcode so control unit decode it. And second outgoing line send operand so operation going to perform.

Operands register

It is a temporary register and is used by the processor to hold the temporary values at the time of operation.

The reason behind two separate sections for BIU and EU in the architecture of 8086 is to perform fetching and decoding-executing simultaneously

for example: XCHG BX, CX this line is used to exchange value of BX and CX register.

To do this operation processor need a temporary register that is operand register. First CX register saved value to temp register then BX value copy in CX register and then temp register value copy in BX register.


Flags:

Flag register holds the status of the result generated by the ALU. It has several flags that show the different conditions or status of the result.

It is an 16 bit flag register is used in 8086. It is divided into two parts .

- o Condition code or status flags
- o Machine control flags

Figure below shows the details of the 16 bit flag register of 8086 CPU. It consists of 9 active flags out of 16. The remaining 7 flags marked 'U' are undefined flags.



The description of each flag bit is as follows:

1. SF- Sign Flag: This flag is set, when the result of any computation is negative. For signed computations the sign flag equals the MSB of the result.
 2. ZF- Zero Flag: This flag is set, if the result of the computation or comparison performed by the previous instruction is zero.
 3. PF- Parity Flag: This flag is set to 1, if the lower byte of the result contains even number of 1's.
 4. CF- Carry Flag: This flag is set, when there is a carry out of MSB in case of addition or a borrow in case of subtraction.
 5. AF-Auxiliary Carry Flag: This is set, if there is a carry from the lowest nibble, i.e, bit three during addition, or borrow for the lowest nibble, i.e, bit three, during subtraction.
 6. OF- Over flow Flag: This flag is set, if an overflow occurs, i.e, if the result of a signed operation is large enough to accommodate in a destination register. The result is of more than 7-bits in size in case of 8-bit signed operation and more than 15-bits in size in case of 16-bit sign operations, and then the overflow will be set.
 7. TF- Trap Flag: If this flag is set, the processor enters the single step execution mode. The processor executes the current instruction and the control is transferred to the Trap interrupt service routine.
 8. IF- Interrupt Flag: If this flag is set, the maskable interrupts are recognized by the CPU, otherwise they are ignored.
 9. D- Direction Flag: This is used by string manipulation instructions. If this flag bit is '0', the string is processed beginning from the lowest address to the highest address, i.e., auto incrementing mode. Otherwise, the string is processed from the highest address towards the lowest address, i.e., auto decrementing mode.

8086 Pin diagram

Definition: 8086 is a **16-bit microprocessor** and was created by Intel in 1978. Like the pin configuration of 8085 microprocessor, the 8086 microprocessor also contains **40 pins** dual in line.

However, unlike the 8085 microprocessor, an 8086 to have better performance, operates in 2 modes that are minimum and maximum mode. The minimum mode is a single processor configuration while the maximum mode is a multiple processor configuration.

| | | MAX MODE | (MIN MODE) |
|------|----|-------------|-----------------|
| GND | 1 | 40 | U _{CC} |
| AD14 | 2 | 39 | AD15 |
| AD13 | 3 | 38 | A16/S3 |
| AD12 | 4 | 37 | A17/S4 |
| AD11 | 5 | 36 | A18/S5 |
| AD10 | 6 | 35 | A19/S6 |
| AD 9 | 7 | 34 | BHE/S7 |
| AD 8 | 8 | 33 | MN/MX |
| AD 7 | 9 | 32 | RD |
| AD 6 | 10 | CPU | RQ/GT0 (HOLD) |
| AD 5 | 11 | 31 | RQ/GT1 (HLDA) |
| AD 4 | 12 | 29 | LOCK (WR) |
| AD 3 | 13 | 28 | S2 (M/IO) |
| AD 2 | 14 | 27 | S1 (DT/R) |
| AD 1 | 15 | 26 | S0 (DEN) |
| AD 0 | 16 | 25 | QS0 (ALE) |
| NMI | 17 | 24 | QS1 (INTA) |
| INTR | 18 | 23 | TEST |
| CLK | 19 | 22 | READY |
| GND | 20 | 21 | RESET |


- The minimum mode is selected by applying logic 1 to the MX/MN input. It is typically used for smaller single microprocessor systems.
- The maximum mode is selected by applying logic 0 to the MX/MN input. It is typically used for larger multiplemicroprocessor systems.

Depending on the mode of operation selected, the assignments for a number of the pins on the microprocessor package are changed. The pin functions specified in parentheses pertain to the maximum-mode

Address bus size is 20 bit and Data bus is 16 bit. Address bus recognized

| Pin Number | Pin Name | Description |
|------------|----------|--|
| 40 | Vcc | external DC power supply of + 5V is provided to the processor. |
| 1 and 20 | Vss | These two pins acts as the ground. This pin directs the extra current of the microprocessor to ground. It is connected to 0V |
| | | Two ground pin because we need to reduce noise |
| | | It used to provide frequency to 8086 (5MHz standard frequency). 8284 clock generator IC external IC connected to this pin to provide 5MHz Frequency. |
| | | It provides timing to the processor for operations. It provide the synchronization between component via clock signals. |
| | | Its frequency is different for different versions, i.e. 5MHz, 8MHz and 10MHz. Minimum frequency needed to 8086 is 2MHz |
| | | The clock input provides the basic timing for processor operation and bus control activity. Its an asymmetric square wave with 33% duty cycle. |
| | | 1 clock period is called 1 T state. |

19 CLK



These are the multiplexed address and data bus.

We know that the 8086 microprocessor has 20-bit address bus and 16-bit data bus. So, the 16 lines of the address and data bus are multiplexed together so as to reduce the number of lines inside the IC.

2 to 16 AD0-AD15(I/O):
and 39 Address Data Bus

We are aware of the fact that at a time either address or data will be transmitted by the bus. So, at a particular time only either the address or the data bus will be enabled from the multiplexed buses. **When ALE is 1 then it work for Address and if ALE is 0 then it work for Data**

AD0-AD7 carries low order byte data and AD8-AD15 carries higher order byte data. During the first clock cycle, it carries 16-bit address and after that it carries 16-bit data.

8086 bus cycle is 4 T state.

It stands for address enable latch.

25 ALE

A positive pulse is generated each time the processor begins any operation. This signal indicates the availability of a valid address on the address/data lines.

This is done to inform the peripherals and memory devices about fetching of the data or instruction at that memory location.

It stands for non-maskable interrupt. It is Hardware interrupt pin. It is positive Edge High level Trigger interrupt.


NMI

These are basically uncontrollable interrupts generated inside the processor. When an NMI occurs, then an interrupt service routine is generated by the interrupt vector table.

This is an edge-triggered input which causes a Type2 interrupt


When this interrupt is activated, these actions take place –

- Completes the current instruction that is in progress.
- Pushes the Flag register values on to the stack.
- Pushes the CS (code segment) value and IP (instruction pointer) value of the return address on to the stack.
- IP is loaded from the contents of the word location 00008H.
- CS is loaded from the contents of the next word location 0000AH.
- Interrupt flag and trap flag are reset to 0.

**INTR****Interrupt Request**

It is lower priority interrupt. It is called INTR High level Trigger interrupt.

The INTR is a maskable interrupt because the microprocessor will be interrupted only if interrupts are enabled using set interrupt flag(IF=1) instruction. It should not be enabled using clear interrupt Flag(IF) instruction.



to make IF=1 STI (Set interrupt flag) instruction is used. maskable interrupts enabled at the end of the next instruction

to make IF=0 CLI (Clear interrupt flag) instruction is used. interrupts disabled when interrupt flag cleared.

It can be internally masked by software resetting the interrupt enable bit INTR is internally synchronized. This signal is active HIGH.

These actions are taken by the microprocessor -

- First completes the current instruction.
- Activates INTA output and receives the interrupt type, say X.
- Flag register value, CS value of the return address and IP value of the return address are pushed on to the stack.
- IP value is loaded from the contents of word location $X \times 4$
- CS is loaded from the contents of the next word location.
- Interrupt flag and trap flag is reset to 0

When 8086 interrupt then microprocessor send an acknowledgement signal through pin number 24.

It is an interrupt acknowledgement signal

When the microprocessor receives this signal, it acknowledges the interrupt.

24 INTA It is low level signal. When it active then it transmit 0 to tell device microprocessor interrupted and going to execute sub program routine.

This signal indicates to the processor that external devices are requesting to access the address/data buses

31 HOLD When an external device wants to take control of the system bus (Data, Address, Control), it signals to the 8086 by switching HOLD to logic 1. The hold input requests a direct memory access (DMA).

It stands for Hold Acknowledgement signal

30 HLDA This signal acknowledges the HOLD signal.
The processor, after receiving the HOLD request, issues the hold acknowledge signal on HLDA pin, indicates that the 8086 has entered the hold.

Out of 20 address bits, 4 are present in the multiplexed form with the status signals. These are time multiplexed to provide address signals (A19-A16) and status lines (S6-S3).

A16/S3, A17/S4: A16 and A17 are multiplexed with segment identifier signals S3 and S4. S4 and S3 together form a 2-bit

binary code that identifies which of the internal segment registers was used to generate the physical address that was output on the address bus during the current bus cycle (SeeTable)

35 to 38 A19/S6, A18/S5, A18/S5:
 A17/S4, A16/S3 A18/S5: A18 is multiplexed with interrupt status S5. The status of the interrupt enable FLAG bit (S5) is updated at the beginning of each CLK cycle. bit S5 indicates the condition of interrupt flag (IF) bits.

A19/S6: A19 is multiplexed with status signal S6. Bits S6 always remains logic 0,

| S4 | S3 | Indication |
|----|----|----------------------|
| 0 | 0 | Extra segment access |
| 0 | 1 | Stack segment access |
| 1 | 0 | Code segment access |
| 1 | 1 | Data segment access |

34 BHE/S7 The bus high enable signal is used to indicate the transfer of data over the higher order (D15-D8) data bus as shown in Table, The state S7 is always logic 1.

| Bus Enable/Status7 | High BHE | A0 | Indication |
|-----------------------|-------------|----|------------------------------------|
| | 0 | 0 | Whole word 16 bit |
| | 0 | 1 | Upper byte from or to even address |
| | 1 | 0 | Upper byte from or to odd address |

| | | | | |
|---------------------------------------|-------------|---|---|--|
| | | 1 | 1 | None |
| It stands for Minimum/Maximum. | | | | |
| 33 | MN/ MX | | | is an input pin used to select one of this mode .when MN/MX is high the 8086 operates in minimum mode. |
| 32 | Read (RD) | | | In this mode the 8086 is configured to support small single processor system using a few devices that the system bus. when MN/MX is low 8086 is configured to support multiprocessor system. It is used to read signal for Read operation. Read signal, when low, indicates the peripherals that the processor is performing a memory or I/O read operation. |
| 23 | Test | | | TEST pin is examined by the "WAIT" instruction. If the TEST pin is Low, execution continues. Otherwise the processor waits in an "idle" state. This input is synchronized internally during each clock cycle on the leading edge of CLK. |
| 22 | READY | | | The addressed memory or I/O sends acknowledgment through this pin. When HIGH, it denotes that the peripheral is ready to transfer data. If the READY pin goes LOW (logic 0) the processor enters into wait state and remains in an idle state. If the READY pin goes HIGH (logic 1) it has no effect on the operation of the processor. |
| 21 | RESET | | | The READY signal from memory/IO is synchronized by the 8284A Clock Generator to form READY. The 8086 READY input is not synchronized. Correct operation is not guaranteed if the setup and hold times are not met. System reset. The signal is active HIGH. is the system set reset input signal. If thispin held HIGH for a minimum of four clocking periods causes to processor to reset itself and start execution from FFFF0H i.e reinitialize the system. restarts execution, as described in the Instruction Set description, when RESET returns LOW. RESET is internally synchronized. |

Minimum mode interface signals

| Minimum mode Signals (MN / MX =Vcc) | | |
|--------------------------------------|--------------------------|------------------|
| Name | Function | Type |
| (M/IO) | Memory/IO Control | Output , 3-state |
| WR | WRITE Control | Output , 3-state |
| ALE | Address Latch Enable | Output |
| DT/R | Data Transmit/Receive | Output , 3-state |
| DEN | Data Enable | Output , 3-state |
| HOLD | Hold request | Input |
| HLDA | Hold Acknowledgment | Output |
| INTA | Interrupt Acknowledgment | Output |

- **Memory/IO (M/ IO)**: This is a status line logically equivalent to S2 in maximum mode. When it is LOW, it indicates the CPU is having an I/O operation, and when it is HIGH, it indicates that the CPU is having a memory operation.
- **WRITE (WR)**: indicates that the processor is performing a write memory or write I/O cycle, depending on the state of the M/IO signal.
- **Data Transmit/Receive (RDT)**: This output is used to decide the direction of data flow through the transceiver (bidirectional buffers). When (RDT = 1) the processor sends data out (transmitting), when (RDT = 0) the processor receiving data.
- **Data Enable (DEN)**: activate external data bus buffers

Maximum mode interface signals

| Maximum mode Signals (MN / MX =GND) | | |
|--------------------------------------|----------------------------------|------------------|
| Name | Function | Type |
| RQ / GT0 ,(RQ / GT1) | Request/Grant bus access control | Bidirectional |
| (S2 , S1 , S0) | Status Lines | Output , 3-state |
| LOCK | Bus priority lock control | Output , 3-state |
| QS1 , QSO | Queue Status | Output |

- **Request/Grant (RQ / GT0 ,(RQ / GT1)**:These lines are bidirectional, and are used to both request and grant a DMA operation in maximum mode.
- **LOCK** : This output pin indicates that other system bus master will be prevented fromgaining the system bus, while the LOCK signal is low. The LOCK signal is activated by the 'LOCK' prefix instruction and remains active until the completion of the next instruction.
- **Status Lines (S2 , S1 , S0)**: These three bit are input to the external bus controller device8288, which decodes them to identify the type of next bus cycle. Table (5) shows the function of these status bits in maximum mode.

| S2 | S1 | S0 | CPU Cycle | 8288 Command |
|-----------|-----------|-----------|-----------------------|--------------------|
| 0 | 0 | 0 | Interrupt Acknowledge | INTA |
| 0 | 0 | 1 | Read I/O port | IORC |
| 0 | 1 | 0 | Write I/O port | IOWC, AIOWC |
| 0 | 1 | 1 | Halt | None |
| 1 | 0 | 0 | Code Access | MRDC |
| 1 | 0 | 1 | Read Memory | MRDC |
| 1 | 1 | 0 | Write Memory | MWTC, AMWC |
| 1 | 1 | 1 | Passive | None |

- **Queue Status (QS1, QS2):** provide status to allow external tracking of the internal 8086 instruction queue. These pins are provided for access by the numeric coprocessor (8087). Table (6) shows the operation of the queue status bits


| QS1 | QS0 | Indication |
|------------|------------|--|
| 0 | 0 | No Operation (Queue is idle) |
| 0 | 1 | First Byte of the opcode from the queue |
| 1 | 0 | Empty Queue |
| 1 | 1 | Subsequent Byte from the Queue |

Pin Diagram of 8088

The Minimum Mode Configuration of 8086 is used for a small systems with a single processor and Maximum Mode Configuration of 8086 is for medium size to large systems, which often include two or more processors. Fig. 10.1 shows the 8086 Microprocessor Pin Diagram and 8088 Pin Diagram in minimum as well as maximum mode. As a close comparison reveals, there is no much difference between two microprocessors – both are packaged in 40-pin dual-in-line package (DIPS).

The 8086 is a 16-bit microprocessor with a 16-bit data bus, and the 8088 is a 16-bit microprocessor with an 8-bit data bus. The pin-out shows, the 8086 has pin connections AD0-AD15 and the 8088 has pin connections AD0-AD7. There is one more minor difference in one of the control signals. The 8086 has an M/IO pin, and the 8088 has an 10/M pin. The only hardware difference appears on pin 34 of both chips : on the 8086 it is a BHE/S7 pin, while on the 8088 it is a SS0 pin.

Fig shows the pin diagram of 8088



(a) Pin diagram of 8086

Fig. 10.1


(b) Pin diagram of 8088

8086 Memory Banking

A memory bank is the logical storage within computer memory that is used for storing and retrieving frequently used data. It can be a part of standard RAM or the cache memory used for easily accessing and retrieving program and standard data.


The 8086 microprocessor uses a 20-bit address to access memory. With 20-bit address the processor can generate $2^{20} = 1$ Mega address. The basic memory word size of the memories used in the 8086 system is 8-bit or 1-byte (i.e., in one memory location an 8-bit binary information can be stored). Hence, the physical memory space of the 8086 is 1Mb (1 Mega-byte).

For the programmer, the 8086 memory address space is a sequence of one mega-byte in which one location stores an 8-bit binary code/data and two consecutive locations store 16-bit binary code/data. But physically (i.e., in the hardware), the 1Mb memory space is divided into two banks of 512kb (512kb + 512kb = 1Mb). The two memory banks are called Even (or Lower) bank and Odd (or Upper) bank. The organization of even and odd memory banks in the 8086-based system is shown in Figure.




The data lines D₀-D₇ are connected to even bank and the data lines D₈ -D₁₅ are connected to odd bank. The even memory bank is selected by the address line A₀ and the odd memory bank is selected by the control signal BHE. The memory banks are selected when these signals are low(active low). Any memory location in the memory bank is selected by the address line A₁ to A₁₉.

The organization of memory into two banks and providing bank select signals allows the programmer to read/write the byte (8-bit) operand in any memory address through 16-bit data bus. It also allows the programmer to read/write the word (16-bit) operand starting from even address or odd address.



Interfacing With 8086/8088:

Interface is the path for communication between two components. Interfacing is of two types, memory interfacing and I/O interfacing.



Memory Interfacing with 8086/8088: [size of memory is 1MB as Address bus 20 bit]

Semiconductor memory is the main memory element of a microcomputer-based system and is used to store program and data. The main memory elements are nothing but semiconductor devices that stores code and information permanently.

Memories are made up of registers. Each register in the memory is one storage location. Each location is identified by an **address**. The number of storage locations can vary from a few in some memories to hundreds of thousand in others. Each location can accommodate one or more bits. Generally, the total number of bits that a memory can store is its **capacity**. Most of the types the capacity is specified in terms of bytes (group of eight bits).

Each register consists of storage elements (flip-flops or capacitors in semiconductor memories and magnetic domain in magnetic storage), each of which stores one bit of data. A storage element is called a **cell**. It available in many sizes like 1K, 32K, 64K etc....




Fig. 3.67 (a) Write operation




Fig. 3.67 (b) Read operation

The data stored in a memory by a process called **writing** and are retrieved from the memory by a process called **reading**.

Memory Representation in 8086

Diagram illustrating a memory array:

| Addr. | Data |
|---------|------|
| H | |
| | |
| | |
| | |
| | |
| | |
| | |
| H | |

Annotations:

- \leftarrow min = H
- \leftarrow max = H
- 1234

What is the size of address bus?

20 bit i.e. $2^{20} = 2^{10} * 2^{10} = 1K * 1K = 1MB$

So what is the Starting point of memory and Ending Point of memory?

00000H and FFFFFH

What is the minimum and maximum value of data can be saved in one location?

Min value in Hex = 00H and Max Value in Hex is = FFH because 1 memory location carry only 1 byte i.e 8 Bit data.

| Add. | Data |
|---------|------|
| 00000 H | 25 |
| 00001 | 64 |
| 00002 | FF |
| 00003 | AB |
| 51324 | BD |
| FFFFE | 347 |
| FFFFF H | |

| -20bit- |

347 is invalid storage in memory because 1 memory location carry only 1 byte i.e 8 Bit data.

How the 1234 going to store in memory?

As 1234 is 16 bit number then 1234 need two memory location to store. It is going to store in following way in memory as it matters in reading and writing process. Here **Little Endian Rule** is followed to save this data in memory. Lower byte is going to be saved at lower address and Higher byte is going to be saved at higher address. Fig shows the saving of 1234 in memory.

| Add. | Data |
|---------------|------|
| 00000 H | 31 |
| 00001 | 12 |
| 00002 | . |
| 00003 | . |
| 51324 | . |
| FFFFE | . |
| FFFFF H | . |
| -20bit- -8- | |

min = 00 H
 max = FF H
 H > LB
 12 34

Reading the data from memory is Higher Address first and Lower Address second.
 Reading of following two memory location is 5678H


| Add. | Data |
|---------------|------|
| 00000 H | 31 |
| 00001 | 12 |
| 00002 | 00 |
| 00003 | 40 |
| 51324 | 78 |
| FFFFE | 56 |
| FFFFF H | 32 |
| -20bit- -8- | |

Figure shows the classification of semiconductor memories.

The semiconductor memory is classified as volatile and non-volatile memory.

Volatile memories are those memories that store the data temporarily. More specifically we can say that data is stored in volatile memory only till the duration power supply to the IC is ON. And once the supply gets OFF then the stored data gets lost.

As against in non-volatile type of memory, the data retained in the memory even if the power supply is OFF. Thus we can say that in non-volatile memory the data is stored on a permanent basis.



Read-Only Memory (ROM):

ROM: It stands for Read-Only Memory. It is a memory array that is permanently programmed by the manufacturer or programmer only once. Hence its data cannot be changed by the processor once it is programmed.



Thus the processor can only read the data present in this memory hence called read-only memory or fixed memory.

The process of loading the data in the ROM is known as programming. The way in which ROM is programmed further classifies it.

- **Custom programmed ROM (ROM):** These memories are programmed by the manufacturer at the time of its fabrication. Hence is stored permanently.
- **Programmable ROM (PROM):** PROM's are programmed by the user but these offers re-programmability after erasing previously loaded contents. There exist two methods by which the contents of the ROM are erased.

EPROM: It stands Erasable Programmable Read-Only Memory. The EPROM offers re-programming, by erasing the previously stored data by making use of ultraviolet rays. The memory-erasing time lies between 10 to 30 minutes.

Basically, the electrons in the isolated gate of MOS transistor of memory cells get removed when irradiated with ultraviolet rays. Thereby allowing removal of stored data in the memory cell through the control gate.


Further, in order to reprogram the EPROM, the memory chip is inserted in the PROM programmer socket. A PC provides interfacing to the PROM programmer and the programmer installs the information to be loaded in the chip from the personal computer.

EEROM: It is an abbreviation used for electrically erasable programmable read-only memory. Initially, the data in E2PROM is erased by applying external voltage at the erase pin of the chip. But this somewhat increases the complexity of the overall system.

So, the latest versions provide incorporation of supply voltage within the chip.

Random Access Memory(RAM):

RAM stands for *random access memory*, and it's one of the most fundamental elements of computing. RAM is a temporary memory bank where your computer stores data it needs to retrieve quickly. RAM keeps data easily accessible so your processor can quickly find it without having to go into long-term storage to complete immediate processing tasks.



Every computing device has RAM, whether it's a desktop computer (running Windows, MacOS, or Linux), a tablet or smartphone (running Android or iOS), or even an [IoT](#)

computing device (like a smart TV). Nearly all computers have a way of storing information for longer-term access, too. But the memory needed to run the process you're currently working on is stored and accessed in your computer's RAM.


RAM can be classified into two types, namely Static RAM and Dynamic RAM.

- **SRAM:** It is an abbreviation for Static Random Access Memory. SRAM has an array of flip-flops that are used to store the data. The memory cells consist of flip flops that hold the data until the power supply is on.
- **DRAM:** It is an acronym for Dynamic Random Access Memory. It is also a read/write memory that stores the data in the form of charges in the capacitor and transistor pair present in the memory cell. However, the stored charge takes some milliseconds to get dissipated therefore periodic refreshing of the elements is required, in order to have random access feature.

RAM contains temporary data and software programs generally for different applications.

While executing particular task it is necessary to access memory to get instruction codes and data stored in memory. The microprocessor should be able to read from or write into the specified register. The basic concepts of memory interfacing involve three different tasks such as selection of the required chip, identify the required register and enable the appropriate buffers.

Fig shows the schematic representation of memory



Memory device must contain address lines , Input, output lines, selection input and control input to perform read or write operation.

The number of address lines indicates the total memory capacity of the memory device. A 1K memory requires 10 address lines A0-A9. Similarly a 1MB requires 20 lines A0-A19 (in the case of 8086).

The memory devices may have separate I/O lines or a common set of bidirectional I/O lines. Using these lines data can be transferred in either direction.

These lines are labelled as I/O ... I/O_n or DOD_n. The size of a memory location is dependent upon the number of data bits.

If the numbers of data lines are eight ,then 8 bits or 1 byte of data can be stored in each location. Similarly if numbers of data bits are 16, then the memory size is 2 bytes. For

example $2K \times 8$ indicates there are 2048 memory locations and each memory location can store 8 bits of data.

Memory devices may contain one or more inputs which are used to select the memory device or to enable the memory device. This pin is denoted by CS (Chip select) or CE (Chip enable). When this pin is at logic '0' then only the memory device performs a read or a write operation. If this pin is at logic '1' the memory chip is disabled. If there are more than one CS input then all these pins must be activated to perform read or write operation.

All memory devices will have one or more control inputs. When ROM is used , OE (output enable) pin allows data to flow out of the output data pins. To perform this task both CS and OE must be active. A RAM contains one or two control inputs. They are R /W or RD and WR . If there is only one input R/W then it performs read operation when R/W pin is at logic 1. If it is at logic 0 it performs write operation.

MEMORY INTERFACE USING RAMS, EPROMS AND EEPROMS

The general procedure of static memory interfacing with 8086 is briefly described as follows:

1. Arrange the available memory chips so as to obtain 16-bit data bus width. The upper 8-bit bank is called 'odd address memory bank' and the lower 8-bit bank is called 'even address memory bank'.
2. Connect available memory address lines of memory chips with those of the microprocessor and also connect the memory RD and WR inputs to the corresponding processor control signals. Connect the 16-bit data bus of the memory bank with that of the microprocessor 8086.
3. The remaining address lines of the microprocessor, BHE and $\overline{A_0}$ are used for decoding the required chip select signals for the odd and even memory banks. CS of memory is derived from the O/P of the decoding circuit.

The address map of the system should be continuous as far as possible, i.e. there should be no windows in the map. A memory location should have a single address corresponding to it, i.e. absolute decoding should be preferred, and minimum hardware should be used for decoding. Mostly, linear decoding are used to minimise the required hardware.

Pin connections common to all memory devices are:

- ♦ **Address connections:** All memory devices have address inputs that select a memory location within the memory device. Address inputs are labeled from A_0 - A_n
- ♦ **Data connections:** All memory devices have a set of data outputs or input/outputs. Today many of them have bi-directional common I/O pins.

Selection connections: Each memory device has an input that selects or enables the memory device. This kind of input is most often called a chip select (\overline{CS}), chip enable (\overline{CE}) or simply select (\overline{S}) input.

- ◆ RAM memory generally has at least one \overline{CS} or \overline{S} input and ROM at least one \overline{CE} .
- ◆ If the \overline{CE} , \overline{CS} , \overline{S} input is active the memory device perform the read or write.
- ◆ If it is inactive the memory device cannot perform read or write operation.
- ◆ If more than one \overline{CS} connection is present, all must be active to perform read or write data.

Control connections:

- ◆ A ROM usually has only one control input, while a RAM often has one or two control inputs.
- ◆ The control input most often found on the ROM is the output enable (\overline{OE}) or gate (G), this allows data to flow out of the output data pins of the ROM.

Lets understand the example: Interface 8KB of EPROM and 8KB of RAM with 8086.

Step 1: We have to select appropriate memory location out of 1MB if location not given.

So what is the Starting point of memory and Ending Point of memory?

00000H and FFFFFH because we have 20 bit Address line

As we know that whenever microporssor reset then IP and CS are initialized to from address FFFF0H. Hense this address must be lie in the EPROM. The address of the RAM may be selected any where in the 1MB address space of 8086.

| Address | A_{19} | A_{18} | A_{17} | A_{16} | A_{15} | A_{14} | A_{13} | A_{12} | A_{11} | A_{10} | A_{09} | A_{08} | A_{07} | A_{06} | A_{05} | A_{04} | A_{03} | A_{02} | A_{01} | A_{00} |
|---------|----------|----------|----------|----------|----------|----------|----------|---------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| FFFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | EPROM | | | | | | | $8K \times 8$ | | | | | | | | | | | | |
| FE000H | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| FDFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| | RAM | | | | | | | $8K \times 8$ | | | | | | | | | | | | |
| FC000H | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Total 8K bytes of EPROM need 13 address lines $A_0 - A_{12}$ (since $2^{13} = 8K$). Address lines $A_{13} - A_{19}$ are used for decoding to generate the chip select. The \overline{BHE} signal goes low when a transfer is at odd address or higher byte of data is to be accessed. Let us assume that the latched address, \overline{BHE} and demultiplexed data lines are readily available for interfacing. Figure 5.1 shows the interfacing diagram for the memory system.

The memory system in this example contains in total four $4K \times 8$ memory chips.

The two $4K \times 8$ chips of RAM and ROM are arranged in parallel to obtain 16-bit data bus width. If A_0 is 0, i.e. the address is even and is in RAM, then the lower RAM chip is selected indicating 8-bit transfer at an even address. If A_0 is 1, i.e. the address is odd and is in RAM, the \overline{BHE} goes low, the upper RAM chip is selected, further indicating that the 8-bit transfer is at an odd address. If the selected addresses are in ROM, the respective ROM chips are selected. If at a time A_0 and \overline{BHE} both are 0, both the RAM or ROM chips are selected, i.e. the data transfer is of 16 bits. The selection of chips here takes place as shown in Table 5.2.

Table 5.2 Memory Chip Selection for Problem 5.1

| <i>Decoder I/P →</i> <i>Address/BHE →</i> | <i>A₂</i> | <i>A₁</i> | <i>A₀</i> | <i>BHE</i> | <i>Selection/Comment</i> |
|--|-----------------------|----------------------|----------------------|------------|-------------------------------|
| | <i>A₁₃</i> | <i>A₀</i> | | | |
| Word transfer on $D_0 - D_{15}$ | - | 0 | 0 | 0 | Even and odd addresses in RAM |
| Byte transfer on $D_7 - D_0$ | 0 | 0 | 1 | - | Only even address in RAM |
| Byte transfer on $D_8 - D_{15}$ | 0 | 1 | 0 | - | Only odd address in RAM |
| Word transfer on $D_0 - D_{15}$ | 1 | 0 | 0 | - | Even and odd addresses in ROM |
| Byte transfer on $D_0 - D_7$ | 1 | 0 | 1 | - | Only even address in ROM |
| Byte transfer on $D_8 - D_{15}$ | 1 | 1 | 0 | - | Only odd address in ROM |

Final Diagram of interfacing





Fig. 5.1 Interfacing Problem 5.1

Application of 74LS138, a 3 to 8 lines decoder

- G_1 , G_{2A} and G_{2B} are enable signals
- To enable 74LS138, G_1 should be high and G_{2A} and G_{2B} should be low
- A , B and C are select lines
- Y_0 , Y_1 , Y_7 are output lines
- An output lines goes low when it is selected, Other output lines remain high

Interfacing of Memory Chips using 74LS138



Truth Table for 74LS138

| INPUTS | | | OUTPUTS | | | | | | | | | | |
|--------|-----|-----|---------|---|---|-------|-------|-------|-------|-------|-------|-------|-------|
| ENABLE | | | SELECT | | | Y_0 | Y_1 | Y_2 | Y_3 | Y_4 | Y_5 | Y_6 | Y_7 |
| G1 | G2A | G2B | C | B | A | H | H | H | H | H | H | H | H |
| X | H | H | X | X | X | H | H | H | H | H | H | H | H |
| L | X | X | X | X | X | H | H | H | H | H | H | H | H |
| H | L | L | L | L | L | L | H | H | H | H | H | H | H |
| H | L | L | L | L | H | H | L | H | H | H | H | H | H |
| H | L | L | L | H | L | H | H | H | L | H | H | H | H |
| H | L | L | L | H | H | H | H | H | H | L | H | H | H |
| H | L | L | H | L | L | H | H | H | H | H | L | H | H |
| H | L | L | H | H | L | H | H | H | H | H | H | L | H |
| H | L | L | H | H | H | H | H | H | H | H | H | H | L |

Example 2: It is required to interface two chips of 16K x 8 ROM and two chips of 32K x 8 RAM with 8086. Select the EPROM address suitably. The RAM address must start at 00000h

Solution:

The last address in the map of 8086 is FFFFFh. After resetting, the processor starts from FFFF0h..

Hence this address must lie in the address range of EPROM.


Address Mapping

| Addresses | A_{19} | A_{18} | A_{17} | A_{16} | A_{15} | A_{14} | A_{13} | A_{12} | A_{11} | A_{10} | A_{09} | A_{08} | A_{07} | A_{06} | A_{05} | A_{04} | A_{03} | A_{02} | A_{01} | A_{00} |
|------------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| FFFFFH | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 32KB EPROM | | | | | | | | | | | | | | | | | | | | |
| F8000H | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 64KB RAM | | | | | | | | | | | | | | | | | | | | |
| 00000H | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

- For 32 KB, number of address lines required -15 A0-A14
- For 64 KB, number of address lines required -16 A0-A15

It is better not to use a decoder to implement the above map because it is not continuous . I.e.. There is some unused address space between the last RAM address (0FFFFh) and the first EPROM address (F8000h)

Interfacing Diagram



| A_0 | I/P | | O/P | |
|-------|---------------------|-------|-------|-------|
| | $B(\overline{BHE})$ | C_I | C_I | C_2 |
| 0 | 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 1 | 1 | 1 | 1 |

For 32 KB, number of address lines required -15 A0-A14, hence A15-A19 are used for chip selection

For 64 KB, number of address lines required -16 A0-A15
hence A16-A19 are used for chip selection

| BHE^* | A_0 | Characteristics |
|---------|-------|-----------------------------------|
| 0 | 0 | Whole word |
| 0 | 1 | Upper byte from / to odd address |
| 1 | 0 | Lower byte from / to even address |
| 1 | 1 | None |

I/O Interfacing:

I/O ports are the devices through which the microprocessor communicates with other devices or external data sources /destinations.

Input activity, is the activity that enables the microprocessor to read data from external devices, for example keyboard, joysticks, mouser etc. The devices are known as input devices as they feed data into a microprocessor system.

Output activity transfers data from the microprocessor to the external devices, for example CRT display, 7 segment displays, printer, etc, the devices that accept the data from a microprocessor system are called output devices.


Steps in Interfacing an I/O Device

The following steps are performed to interface a general I/O device with a CPU:

- (i) Connect the data bus of the microprocessor system with the data bus of the I/O port.
- (ii) Derive a device address pulse by decoding the required address of the device and use it as the chip select of the device.
- (iii) Use a suitable control signal, i.e. \overline{IORD} and/or \overline{IOWR} to carry out device operations, i.e. connect \overline{IORD} to \overline{RD} input of the device if it is an input device, otherwise connect \overline{IOWR} to \overline{WR} input of the device. In some cases the \overline{RD} or \overline{WR} control signals are combined with the device address pulse to generate the device select pulse.

Input Port


It is used to read data from the input device such as keyboard. The simplest form of input port is a buffer. The chip 74LS244 contains eight buffers and is used as an 8-bit input port. The input device is connected to the microprocessor through the buffer shown in the figure below.



When microprocessor wants to read data from the input device (keyboard), the control signals from the microprocessor activates the buffer by Enable input of the buffer through the enable pin. Once the buffer is enabled, data from the device is available on the data bus. Microprocessor reads this data by initiating read command

Output Port

It is used to send data from the microprocessor to the output device such as display. The simplest form of the output port is a latch. The chip 74LS373 as shown below, contains eight latches (D flip-flops) and is used as an 8-bit output port. The output device is connected to the 8086 μ P through the 74LS373 latch.



The output device is connected to the microprocessor through latch as shown in the figure. When microprocessor wants to send data to the output device it puts the data on the data bus and activates the clock signal of the latch (EN)

I/O Interfacing Techniques

Input/output devices can be interfaced with microprocessor systems in two ways :

1. I/O mapped I/O
2. Memory mapped I/O

I/O mapped I/O

The principal distinction in the two approaches is that in I/O mapped interfacing the devices are viewed as distinct I/O devices and are addressed accordingly. While *in memory-mapped scheme*, the devices are viewed as memory locations and are addressed likewise. In I/O mapped interfacing, all the available address lines of a microprocessor may not be used for interfacing the devices. The processor 8086 has 20 address lines. The I/O mapped scheme may use at the most 16 address lines $A_0 - A_{15}$ or even 8 address lines for address decoding. The unused higher order address lines are logic zero, while addressing the device. An I/O mapped device requires the use of IN and OUT instructions for accessing them. The I/O mapped method requires less hardware for decoding, as less number of address lines are used. In case of 8086, a maximum of 64K input and 64K byte output devices or 32K input and 32K word output devices can be interfaced. In addition to address and data busses, to address an input device, we require the IORD signal and to address an output device, we use IOWR signal for the respective operations. The IOWR and IORD signals are used for I/O mapped interfacing.

Memory mapped I/O

In memory-mapped interfacing, all the available address lines are used for address decoding. Thus each memory-mapped I/O device with 8086 has a 20-bit address, i.e. 8086 can have as many as 1M memory-mapped input and as many byte output devices. Practically this is impossible, as memory-mapped I/O devices consume the addresses in the memory map of the CPU. 1M byte devices will require the complete 1Mbyte of the memory map and nothing will be left as program memory. Also the memory locations and the memory-mapped devices cannot have common addresses. The $\overline{\text{MRDC}}$ and $\overline{\text{MRTC}}$ signals are used for interfacing in memory-mapped I/O scheme. All the applicable data transfer instructions (e.g. MOV, LEA) can be used to communicate with memory-mapped I/O devices. However, I/O operations are much more sluggish

168 Advanced Microprocessors and Peripherals

compared to the memory operations which are faster. Moreover, complex decoding hardware is required in this case since all the address lines are used for decoding.

In case of the 8086 systems, the memory-mapped method is seldom used. Hence all the peripheral devices in most of the practical systems are essentially I/O mapped devices. In this book, only the I/O mapped method of interfacing is elaborated. 8086 has a 16-bit data bus, hence interfacing of 8-bit devices with 8086 need special consideration. Usually, 8-bit I/O devices are interfaced with lower order data bus of 8086, i.e. D_0-D_7 . The 16-bit devices are interfaced directly with the 16-bit data bus, using A_0 and $\overline{\text{BHE}}$ pins of 8086. The following problems explain the actual method of interfacing I/O devices with 8086. The interfacing hardware always need supporting application programs to carry out the desired operations. Hence each interfacing example is accompanied with a supporting 8086 ALP.

Difference between Memory mapped I/O and I/O mapped I/O

| Memory Mapped I/O | I/O Mapped I/O |
|---|--|
| Memory & I/O share the entire address range of processor | Processor provides separate address range for memory & I/O |
| Processor provides more address lines for accessing memory | Less address lines for accessing I/O |
| More Decoding is required | Less decoding is required |
| Memory control signals used to control Read & Write I/O operations | I/O control signals are used to control Read & Write I/O operations |

Memory Mapped IO

- Memory Instructions are used.
- Memory control signals are used.
- Arithmetic and logic operations can be performed on data.
- Data transfer b/w register and IO.

I/O Mapped IO

- Special Instructions are used like IN, OUT.
- Special control signals are used.
- Arithmetic and logic operations can not be performed on data.
- Data transfer b/w accumulator and IO.

Example: Interface an input port 74LS245 to read the status of the switches SW1 to SW8. the switches when shorted, input a '1' else input a '0' to the microprocessor system. Store the status in register BL. The address of the port is 0740H

Solution:

The hardware interface circuit is shown in figure.




Fig. Interfacing Input Port 74LS245

The address, control and data lines are assumed to be readily available at the microprocessor system
The ALP is given as follows:

MOV BL, 00H ; clear BL for status

MOV DX, 0740H ; 16-bit Port address in DX

IN AL,DX ; Read Port 0740H for switch positions.

MOV BL, AL ; Store status of switches from AL into BL

HLT ; Stop

Here LSB bit of BL corresponds to the status of SW1 and likewise the MSB of BL corresponds to the status of SW8.

Problem: Design an interface of input port 74LS245 to read the status of switches SW1 to SW8 and output port 74LS373 with 8086. Display the number of key that is pressed with the help of output port on 7 segment display. Write an ALP for this task. The input port address is 08H and output port address is 0AH.

Solution: Status of the switches is first read into the AL. Displaying the shorted switch number in the 7 segment display. Instead of using 16 address lines, one may use only A3– A0.





Fig. Interfacing Switches and Displays for Problem

8255 PPI (Programmable Peripheral interface)

It is a programmable peripheral interface, which means it is a programmable device used to interface I/O devices with the processor. In reality, we are not supposed to connect I/O devices directly with the data bus of the processor ,instead there should be some device to which I/O ports should be there to connect I/O devices.

Fig shows the internal 8255 block diagram of 8255 Pin Diagram Microprocessor. It consists of data bus buffer, control logic and Group A and Group B controls.



Data Bus Buffer

This bi-directional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

The buffer allows the passing of data from ports or control register to CPU in case of write operation and from CPU to ports or status register in case of read operation.

Read/ Write control logic:

This unit manages the internal operations of the system. This unit holds the ability to control the transfer of data and control or status words both internally and externally.

Whenever there exists a need for data fetch then it accepts the address provided by the processor through the bus and immediately generates command to the 2 control groups for the particular operation.

Group A and Group B control:

These two groups are handled by the CPU and functions according to the command generated by the CPU. The CPU sends control words to the group A and group B control and they in turn sends the appropriate command to their respective port.

Port A : This has an 8-bit latched and buffered output and an 8-bit input latch. It can be programmed in three modes: mode 0, mode 1 and mode 2.

Port B : This has an 8-bit data I/O latch/ buffer and an 8-bit data input buffer. It can be programmed in mode 0 and mode 1.

Port C : This has one 8-bit unlatched input buffer and an 8-bit output latch/buffer. Port C can be splitted into two parts and each can be used as control signals for ports A and B in the handshake mode. It can be programmed for bit set/reset operation.

CS: It stands for chip select. A low signal at this pin shows the enabling of communication between the 8255 and the processor. More specifically we can say that the data transfer operation gets enabled by an active low signal at this pin.

RD – It is the signal used for read operation. A low signal at this pin shows that CPU is performing read operation at the ports or status word. Or we can say that 8255 is providing data or information to the CPU through data buffer.

WR – It shows write operation. A low signal at this pin allows the CPU to perform write operation over the ports or control register of 8255 using the data bus buffer.


A₀ and A₁: These are basically used to select the desired port among all the ports of the 8255 and it do so by forming conjunction with RD and WR. It forms connection with the LSB of the address bus. The table below shows the operation of the control signals:

| A ₁ | A ₀ | RD' | WR' | CS' | Input/Output Operation |
|----------------|----------------|-----|-----|-----|-----------------------------|
| 0 | 0 | 0 | 1 | 0 | Port A - Data Bus |
| 0 | 1 | 0 | 1 | 0 | Port B - Data Bus |
| 1 | 0 | 0 | 1 | 0 | Port C - Data Bus |
| 0 | 0 | 1 | 0 | 0 | Data Bus - Port A |
| 0 | 1 | 1 | 0 | 0 | Data Bus - Port B |
| 1 | 0 | 1 | 0 | 0 | Data Bus - Port C |
| 1 | 1 | 1 | 0 | 0 | Data Bus - Control register |

Reset: It is an active high signal that shows the resetting of the PPI. A high signal at this pin clears the control registers and the ports are set in the input mode.

Pin Diagram of 8255 PPI

The figure below represents the 40 pin configuration of 8255 programmable peripheral interface:



This microprocessor
PA7-PA0, PC7-PC0,
RD, WR, CS, A1 &
RESET.

includes 40-pins like
PC3-PC0, PB0-PB7,
A0,D0-D7 and

Pin Diagram of 8255 PPI

| Pin Symbols | Function |
|----------------------|--|
| D_0-D_7 (Data Bus) | These bi-directional, tri-state data bus lines are connected to the system data bus. They are used to transfer data and control word from microprocessor (8085) to 8255 or to receive data or status word from 8255 to the 8085. |
| PA_0-PA_7 (Port A) | These 8-bit bi-directional I/O pins are used to send data to output device and to receive data from input device. It functions as an 8-bit data output latch/buffer, when used in output mode and an 8-bit data input buffer, when used in input mode. |
| PB_0-PB_7 (Port B) | These 8-bit bi-directional I/O pins are used to send data to output device and to receive data from input device. It functions as an 8-bit data output latch/buffer when used in output mode and an 8-bit data input buffer, when used in input mode. |
| D_0-D_7 (Data Bus) | These bi-directional, tri-state data bus lines are connected to the system data bus. They are used to transfer data and control word from microprocessor (8085) to 8255 or to receive data or status word from 8255 to the 8085. |
| PA_0-PA_7 (Port A) | These 8-bit bi-directional I/O pins are used to send data to output device and to receive data from input device. It functions as an 8-bit data output latch/buffer, when used in output mode and an 8-bit data input buffer, when used in input mode. |
| PB_0-PB_7 (Port B) | These 8-bit bi-directional I/O pins are used to send data to output device and to receive data from input device. It functions as an 8-bit data output latch/buffer when used in output mode and an 8-bit data input buffer, when used in input mode. |

RD This is the input line driven by the microprocessor and should be low to indicate read operation to 8255.

WR This is an input line driven by the microprocessor. A low on this line indicates write operation.

CS This is a chip select line. If this line goes low, it enables the 8255 to respond to RD and WR signals, otherwise RD and WR signals are neglected.

A₁-A₀ These are the address input lines and are driven by the microprocessor. These lines (A₁ - A₀) with RD, WR and CS form the following operations for 8255. These address lines are used for addressing any one of the four registers, i.e. three ports and a control word register as given in Tables 5.9 (a), (b) and (c).

In case of 8086 systems, if the 8255 is to be interfaced with lower order data bus, the A₀ and A₁ pins of 8255 are connected with A₁ and A₂ respectively.


| Operations | | | | | |
|---------------------------------|---|---|---|---|------------------------------|
| Input (Read) Operation | | | | | |
| 0 | 0 | 0 | 1 | 0 | Port A to Data Bus |
| 0 | 1 | 0 | 1 | 0 | Port B to Data Bus |
| 1 | 0 | 0 | 1 | 0 | Port C to Data Bus |
| Output (Write) Operation | | | | | |
| 0 | 0 | 1 | 0 | 0 | Data Bus to Port A |
| 0 | 1 | 1 | 0 | 0 | Data Bus to Port B |
| 1 | 0 | 1 | 0 | 0 | Data Bus to Port C |
| 1 | 1 | 1 | 0 | 0 | Data Bus to Control Register |
| Disable Function | | | | | |
| X | X | X | X | 1 | Data Bus Tri-stated |
| 1 | 1 | 0 | 1 | 0 | Illegal Condition |
| X | X | 1 | 1 | 0 | Data Bus Tri-stated |

Modes of Operation

As we have already discussed that 8255 has two modes of operation. These are as follows:

1. Bit Set-Reset mode: Bit set-reset mode is mainly utilized to set/reset only the Port-C bits. In this type of operating mode, it only affects a time one bit of Port C. Once the user sets the bit, then it stays set until it will unset by the user. The user requires loading the bit pattern within the control register to modify the bit. Once port C is used for status/ control operation, then by sending an OUT instruction, every individual port C bit can be set/reset.

The control word format of BSR mode is as shown in the figure below



2. I/O mode: As we know that the I/O mode is sub-classified into 3 modes. So, let us now discuss the 3 modes here.

Mode 0: Input/Output mode

Mode 1: Input/Output with handshaking

Mode 2: Bidirectional I/O port with handshaking

Mode 0:

This is an I/O mode of 8255 which simply allows the programming of each port like either i/p or o/p port. So, the I/O feature of this mode simply includes:


- The i/p ports are buffered whenever o/p's are latched.
- It does not support interrupt capability/ handshaking.

The salient features of this mode are as listed below:

1. Two 8-bit ports (port A and port B) and two 4-bit ports (port C upper and lower) are available. The two 4-bit ports can be combined used as a third 8-bit port.
2. Any port can be used as an input or output port.
3. Output ports are latched. Input ports are not latched.
4. A maximum of four ports are available

Mode 1:

In this mode, input or output data transfer is controlled by handshaking signals. Handshaking signals are used to transfer data between devices whose data transfer speeds are not same. For example, computer can send data to the printer with large speed but printer can't accept data and print data with this rate. So computer has to send data with the speed with which printer can accept. This type of data transfer is achieved by using handshaking signals along-with data signals. Fig. shows data transfer between computer and printer using handshaking signals.



These handshaking signals are used to tell computer whether printer is ready to accept the data or not. If printer is ready to accept the data then after sending data on data bus, computer uses another handshaking signal (STB) to tell printer that valid data is available on the data bus.

The 8255 Pin Diagram mode 1 which supports handshaking has following features.

1. **Two ports (A and B) function as 8-bit I/O ports. They, can be configured either as input or output ports.**
2. **Each port uses three lines from Port C as handshake signals. The remaining two lines of Port C can be used for simple I/O functions.**
3. **Input and output data are latched.**
4. **Interrupt logic is supported.**

Mode 2:

This mode allows bi-directional data transfer (transmission and reception) over a single 8-bit data bus using handshaking signals. This feature is available only in Group A with Port A as the 8-bit bidirectional data bus; and PC3 – PC7 are used for handshaking purpose.


In this mode, both inputs and outputs are latched. Due to use of a single 8-bit data bus for bi-directional data transfer, the data sent out by the CPU through Port A appears on the bus connecting it to the peripheral, only when the peripheral requests it.

The remaining lines of Port C i.e. PC0-PC2 can be used for simple I/O functions. The Port B can be programmed in mode 0 or in mode 1. When Port B is programmed in mode 1, PC0-PC2 lines of Port C are used as handshaking signals.


8255 Working

As already mentioned 8255 has 3 data ports namely Port – A (PA) and PB, PC.


1. Assuming the connected device to be an input device. Initially, the Input device seeks for permission from PPI so that it can send data.



- PPI permits Input devices to send data, only when there is no left data in 8255 which should be sent to the 8086 processor. If there is some previous data left in 8255, which is still not sent to 8086, then it doesn't permit Input device.



- Once 8255 permits input device, data is received and stored in temporary registers in 8255. Once 8255 holds some data, which should be sent to 8086, then it sends signal to 8086.



- Whenever 8086 is free to receive the data, then 8086 sends back a signal, after that data transmission happens between 8255 and 8086. If 8086 does not become free upto long time, which means 8255 has some value in it which is still not sent to 8086, so 8255 does not permit the Input device to send any data because the existing data will be overwritten.

All the signals in the above diagrams represented using red curved arrow are known as **handshake signals**. This process of data transmission is known as **handshaking**.

8255 Interfacing with 8086

Fig Shows the 8255 Interfacing with 8086 Microprocessor and Interfacing 8255 with 8085 Microprocessor in I/O mapped I/O technique. Here RD and WR signals are activated when IO/M signal is high, indicating I/O bus cycle. Reset out signal from 8085 is connected to the RESET signal of the 8255.




Fig. 14.17 Interfacing of 8255 in I/O mapped I/O

I/O Map :

| Ports / control Register | Address lines | | | | | | | | Address |
|--------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|
| | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 01H |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| Control Register | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 03H |

Interfacing 8255 In Memory Mapped I/O:

Fig shows the interfacing of 8255 with 8085 in memory mapped I/C technique. Here RD and WR signals are activated when 10/M signal is low, indicating memory bus cycle. To get absolute address, all remaining address lines (A₁₅ – A₂) are used to decode the address for 8255. Other signal connections are same as in I/C mapped I/O.

Memory Mapping

| Ports/Control | Address Lines | | | | | | | | | | | | | | | Address | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|-------|
| Register | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0000H |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0001H |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0002H |
| Control Register | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0003H |




Fig. 14.18 Interfacing 8255 in memory mapped I/O

8255 Interfacing with 8086 in I/O Mapped I/O Mode:

The 8086 has four special instructions IN, INS, OUT, and OUTS to transfer data through the input/output ports in I/O mapped I/O system. M/IO signal is always low when 8086 is executing these instructions. So M/IO signal is used to generate separate addresses for, memory and input/output. Only 256 (2⁸) I/O addresses can be generated when direct addressing method is used. By using indirect address method this range can be extended upto 65536 (2¹⁶) addresses.

Fig shows the 8255 Interfacing with 8086 in I/O mapped I/O technique. Here, RD and WR signals are activated when M/IO signal is low, indicating I/O bus cycle. Only lower data bus (D₀ — D₇) is used as 8255 is 8-bit device. Reset out signal from clock generator is connected to the Reset signal of the 8255. In case of interrupt driven I/O INTR signal (PC₃ or PC₀) from 8255 is connected to INTR input of 8088.




Fig. 14.19 I/O mapped I/O

I/O Map :

| Port / control Register | Address lines | | | | | | | | Address |
|-------------------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|
| | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | |
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00H |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 02H |
| Port C | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 04H |
| Control register | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 06H |

8255 Interfacing with 8086 in Memory Mapped I/O:

In this type of I/O interfacing, the 8086 uses 20 address lines to identify an I/O device; an I/O device is connected as if it is a memory register. The 8086 uses same control signals and instructions to access I/O as those of memory. Fig. 14.20 shows the 8255 Interfacing with 8086 in memory mapped I/O technique. Here RD and WR signals are activated when M/I/O signal is high, indicating memory bus cycle. Address lines A₀ – A₁ are used by 8255 for internal decoding. To get absolute address, all remaining address lines (A₃ – A₁₉) are

used to decode the address for 8255. Other signal connections are same as in I/O mapped I/O.

I/O Map :

| Register | A ₁₉ | A ₁₈ | A ₁₇ | A ₁₆ | A ₁₅ | A ₁₄ | A ₁₃ | A ₁₂ | A ₁₁ | A ₁₀ | A ₉ | A ₈ | A ₇ | A ₆ | A ₅ | A ₄ | A ₃ | A ₂ | A ₁ | A ₀ | Address | |
|------------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|-----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|---------|--------|
| Port A | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 00000H |
| Port B | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 00002H |
| Port C | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 00004H |
| Control register | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 00006H |




Fig. 14.20 Memory mapped I/O

Analog-to-digital conversion (ADC) 0808/0809 Chip

A converter that is used to change the analog signal to digital is known as an analog to digital converter or ADC converter.

An *analog-to-digital converter* changes an analog signal that's continuous in terms of both time and amplitude to a digital signal that's discrete in terms of both time and amplitude. The analog input to a *converter* consists of a voltage that varies among a theoretically infinite number of values. Examples are sine waves, the [waveforms](#) representing human speech and the signals from a conventional television camera.

The output of the analog-to-digital converter has defined levels or states. The number of states is almost always a power of two -- that is, 2, 4, 8, 16, etc. The simplest digital signals have only two states and are called [binary](#). All whole numbers can be represented in binary form as strings of ones and zeros.



In most of the cases, the PPI 8255 is used for interfacing the analog to digital converters with microprocessor.

The analog to digital converters is treated as an input device by the microprocessor, that sends an initialising signal to the ADC to start the analogy to digital data conversation process. The start of conversation signal is a pulse of a specific duration.

The process of analog to digital conversion is a slow process, and the microprocessor has to wait for the digital data till the conversion is over. After the conversion is over, the ADC sends end of conversion EOC signal to inform the microprocessor that the conversion is over and the result is ready at the output buffer of the ADC. These tasks of issuing an SOC pulse to ADC, reading EOC signal from the ADC and reading the digital output of the ADC are carried out by the CPU using 8255 I/O ports.

The time taken by the ADC from the active edge of SOC pulse till the active edge of EOC signal is called as the conversion delay of the ADC.

General algorithm for ADC interfacing contains the following steps:

1. Ensure the stability of analog input, applied to the ADC.
2. Issue start of conversion pulse to ADC
3. Read end of conversion signal to mark the end of conversion processes.
4. Read digital data output of the ADC as equivalent digital output.

5. Analog input voltage must be constant at the input of the ADC right from the start of conversion till the end of the conversion to get correct results. This may be ensured by a sample and hold circuit which samples the analog signal and holds it constant for a specific time duration. The microprocessor may issue a hold signal to the sample and hold circuit.
6. If the applied input changes before the complete conversion process is over, the digital equivalent of the analog input calculated by the ADC may not be correct.

Pin Diagrams:

Fig shows pin diagram of 0808/0809 ADC.




Fig. 5.37(a) Block Diagram of ADC 0808/0809

| | | | |
|---------------------|----|-------------------------|---|
| I/P ₃ → | 1 | 28 ← I/P ₂ | Analog inputs |
| I/P ₄ → | 2 | 27 ← I/P ₁ | |
| I/P ₅ → | 3 | 26 ← I/P ₀ | I/P ₀ –I/P ₇ |
| I/P ₆ → | 4 | 25 ← ADD A | ADD A, B, C |
| I/P ₇ → | 5 | 24 ← ADD B | O ₇ –O ₀ |
| SOC → | 6 | 23 ← ADD C | SOC |
| EOC → | 7 | 22 ← ALE | EOC |
| O ₃ → | 8 | 21 ← O ₇ MSB | ADC 0808 |
| ADC 0809 | | | O ₃ → 8 ADC 0809 |
| OE → | 9 | 20 ← O ₆ | Address lines for selecting analog inputs |
| CLK → | 10 | 19 ← O ₅ | Digital 8-bit output with O ₇ MSB and O ₀ LSB |
| V _{CC} → | 11 | 18 ← O ₄ | Start of conversion signal pin |
| V _{ref+} → | 12 | 17 ← O ₀ LSB | End of conversion signal pin |
| GND → | 13 | 16 ← V _{ref-} | Output latch enable pin, if high enable output |
| O ₁ → | 14 | 15 ← O ₂ | Clock input for ADC |
| | | | Supply pins +5V and GND |
| | | | Reference voltage positive (+5 Volts maximum) |
| | | | and Reference voltage negative (0V minimum) |

| Pin Number | Pin Name | Description |
|---------------------|---------------------------|---|
| 1 to 5, 27, 28 | Analog Channel 1 to 5 | These 7 pins are the input pins for Analog voltage(sensor) |
| 6 | START | This is an input pin that is made high to start conversion |
| 7 | End of Conversion (EOC) | This is an output pin that goes high once the conversion is over |
| 8,14,15,18,19,20,21 | Output (2-1 to 2-7) | Output digital pins which give the result of the ADC conversion |
| 9 | OUTEN | Has to be made high to get output on output pins |
| 10 | CLOCK | Has to be given clock signals (0V-5V) 20Mhz approx. |
| 11 | Vcc | Powers the IC typically with 5V |
| 12 | V ref(+) | Reference voltage pin, typically +5V is used normally |
| 13 | Ground | Connect to the ground of the circuit |
| 16 | Vref(-) | Vref is connected to the ground normally |
| 22 | Address Latch Enable(ALE) | This pin is should be temporarily made high to select the ADC channel |
| 23,24,25 | ADD A, ADD B, ADD C | These three pins are used to select the channel |

Pin Description

These are unipolar analog to digital converters, i.e. they are able to convert only positive analog input voltages to their digital equivalents. These chips do not contain any internal sample and hold circuit. If one needs a sample and hold circuit for the conversion of fast signals into equivalent digital quantities, it has to be externally connected at each of the analog inputs. Figures 5.37(a) and (b) show the block diagrams and pin diagrams for ADC 0808/0809. Some electrical specifications of the ADC 0808/0809 are given in Table 5.14.

Interface ADC 0808 with 8086 using 8255 PPI

Fig shows the ADC 0808 connection with 8255 PPI

Solution Figure 5.39 shows the interfacing connections of ADC0808 with 8086 using 8255. The analog input I/P₂ is used and therefore address pins A,B,C should be 0,1,0 respectively to select I/P₂. The OE and ALE pins are already kept at +5V to select the ADC and enable the outputs. Port C upper acts as the input port to receive the EOC signal while port C lower acts as the output port to send SOC to the ADC. Port A acts as a 8-bit input data port to receive the digital data output from the ADC. The 8255 control word is written as follows:

| | | | | | | | | |
|----------------|----------------|----------------|----------------|----------------|----------------|----------------|----------------|--------------|
| D ₇ | D ₆ | D ₅ | D ₄ | D ₃ | D ₂ | D ₁ | D ₀ | Control word |
| 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | = 98 H |




Fig. 5.4 Interfacing ADC with 8255 of microcontroller

5.8 STEPPER MOTOR INTERFACING

A stepper motor is a device used to obtain an accurate position control of rotating shafts. It employs rotation of its shaft in terms of steps, rather than continuous rotation as in case of AC or DC motors. To rotate the shaft of the stepper motor, a sequence of pulses is needed to be applied to the windings of the stepper motor, in a proper sequence. The number of pulses required for one complete rotation of the shaft of the stepper motor are equal to its number of internal teeth on its rotor. The stator teeth and the rotor teeth lock with each other to fix a position of the shaft. With a pulse applied to the winding input, the rotor rotates by one teeth position or an angle x . The angle x may be calculated as:

$$x = 360^\circ / \text{no. of rotor teeth}$$

After the rotation of the shaft through angle x , the rotor locks itself with the next tooth in the sequence on the internal surface of stator. The internal schematic of a typical stepper motor with four windings is shown in Fig. 5.49(a). The stepper motors have been designed to work with digital circuits. Binary level pulses of 0–5V are required at its winding inputs to obtain the rotation of shafts. The sequence of the pulses can be decided, depending upon the required motion of the shaft. Figure 5.49(b) shows a typical winding arrangement of the stepper motor. Figure 5.49(c) shows conceptual positioning of the rotor teeth on the surface of rotor, for a six teeth rotor.




Fig. 5.49(a) Internal Schematic of a Four Winding Stepper Motor




Fig. 5.49(b) Winding Arrangement of a Stepper Motor




Fig. 5.49(c) A Stepper Motor Rotor

The circuit for interfacing a winding W_n with an I/O port is given in Fig. 5.50. Each of the windings of a stepper motor need this circuit for its interfacing with the output port. A typical stepper motor may have parameters like torque 3 kg-cm, operating voltage 12 V, current rating 0.2 A and a step angle 1.8° , i.e. 200 steps/revolution (number of rotor teeth).




Fig. 5.50 Interfacing Stepper Motor Winding W_a

A simple scheme for rotating the shaft of a stepper motor is called a wave scheme. In this scheme, the windings W_a , W_b , W_c and W_d are applied with the required voltage pulses, in a cyclic fashion. By reversing the sequence of excitation, the direction of rotation of the stepper motor shaft may be reversed. Table 5.16(a) shows the excitation sequences for clockwise and anticlockwise rotations. Another popular scheme for rotation of a stepper motor shaft applies pulses to two successive windings at a time but these are shifted only by one position at a time. This scheme for rotation of stepper motor shaft is shown in Table 5.16(b).

Table 5.16(a) Excitation Sequences of a Stepper Motor Using Wave Switching Scheme

| Motion | Step | A | B | C | D |
|-----------|------|---|---|---|---|
| Clockwise | 1 | 1 | 0 | 0 | 0 |
| | 2 | 0 | 1 | 0 | 0 |
| | 3 | 0 | 0 | 1 | 0 |
| | 4 | 0 | 0 | 0 | 1 |
| | 5 | 1 | 0 | 0 | 0 |

(Contd.)

Table 5.16(a) (Contd.)

| Motion | Step | A | B | C | D |
|---------------|------|---|---|---|---|
| Anticlockwise | 1 | 1 | 0 | 0 | 0 |
| | 2 | 0 | 0 | 0 | 1 |
| | 3 | 0 | 0 | 1 | 0 |
| | 4 | 0 | 1 | 0 | 0 |
| | 5 | 1 | 0 | 0 | 0 |

