

Introduction to VLSI Design

SRAM and DRAM Cells

Material primarily from textbook and lecture slides for Rabaey et. al.
Digital Integrated Circuits, 2nd Edition (2002) and other online resources

Read-Write Memories (RAM)

❑ STATIC (SRAM)

Data stored as long as supply is applied

Large (6 transistors/cell)

Fast

Differential

❑ DYNAMIC (DRAM)



Periodic refresh required

Small (1-3 transistors/cell)

Slower

Single Ended

6-transistor CMOS SRAM Cell



$WL = 0$
SRAM-Hold

$WL = \text{High}$
Read Write

SRAM Evolution with technology nodes




FIGURE 12.16 SRAM scaling (© 2000–2008 IEEE.)





FIGURE 12.17 SRAM cell size vs. feature size

CMOS SRAM Analysis (Read - 1)





$\overline{B_L}$ discharges $\Rightarrow Q = 1$

B2 ↓ is charges $\rightarrow Q = 0$

CMOS SRAM Analysis (Read)

$$CR = \frac{W_1/L_1}{W_5/L_5} > 1.2$$

to avoid send upset




SRAM Read Operation

Transient

Tue Nov 9 18:32:11


1

Name	Vis
/bit	<input checked="" type="checkbox"/>
/bit_b	<input checked="" type="checkbox"/>
/WORD	<input checked="" type="checkbox"/>
/Q	<input checked="" type="checkbox"/>
/Q_b	<input checked="" type="checkbox"/>





(Memory has $Q = 0$ & $Q_b = 1$) this should be reflected in bit and bit_b respectively which are pre-charged initially

Sense Amp Operation




CMOS SRAM Analysis (Write-0)





$$P_{U \text{ ratio}} = \frac{W_4/L_4}{W_6/L_6}$$


6T-SRAM — Layout



6T SR Latch





14 nm Process



.0588 μm^2

3-Transistor DRAM Cell



No constraints on device ratios



Reads are non-destructive

Value stored at node X when writing a "1" = $V_{DD} - V_{Tn}$

$V_{DD} - V_{Tn}$

DRAM: Dynamic RAM

- Store their contents as charge on a capacitor rather than in a feedback loop.
- 1T dynamic RAM cell has a transistor and a capacitor



1-Transistor DRAM Cell

