





VLSI Design - Lecture 4

8th Aug 2022





$$I_D = k_n' \frac{W}{L} \left[(V_{GS} - V_T) V_{DSATn} - \frac{V_{DSATn}^2}{2} \right]$$


$$I_D = k_n' \frac{W}{L} \left[(V_{GS} - V_T) V_{DS} - \frac{V_{DS}^2}{2} \right]$$



$$I_D = \frac{1}{2} k_n' \frac{W}{L} (V_{GS} - V_T)^2$$



$$E = \frac{V_{DS}}{L}$$




① $V_{OL} \neq 0$

② R_L is not area efficient


③ Power dissipation is significant

$$P_{\text{draw}} = V_{DD} \times \left(\frac{V_{DD} - V_{out}}{R_L} \right) = \text{mW}$$



$$P_{\text{drawn}} = V_{DD} \times I_{\text{off}} = \text{pW}$$

$$P_{\text{avg}} = \text{mW}$$



$V_{IN} = 1$

$V_{IN} = 0$

NMOS

$$V_{GS} = V_{IN}$$

$$V_{DS} = 0$$

$$V_{GS} = 0 < V_T$$

NMOS is off

PMOS

$$V_{GS} = 0$$

$$V_{DS} = -V_{DD}$$


$$V_{GS} = -V_{DD} > V_T$$

PMOS is on

$$V_{DS}$$

Direct path from V_{DD} to Gnd does not exist in static phase

$$P_{\text{avg}} \sim \text{pW}$$





NMOS

PMOS

OFF

ON, linear

saturation



I_D

$V_{DS} = 1.5$

$$V_{DS} = V_{GS} - V_T$$

$$V_{GS} - (V_{GS} - V_T)$$

$$Q_{inv} = C(V_{GS} - V_T)$$

$$V_{GS} - V_T = 1V$$

NMOS

PMOS

OFF

ON, linear

saturation

linear
saturation

saturation

saturation

linear

off

linear

Dynamic is significant



①

②

③

④


⑤



$$E_{\text{drawn}} = \int_0^{\infty} V_s \cdot i(t) dt$$

$$= V \int_0^V C \frac{dV_{\text{out}}}{dV} dV = CV^2$$

$$E_{\text{cap}} = \frac{1}{2} CV^2 \quad E_{\text{diss}} = \frac{1}{2} CV^2$$



$$P_{\text{diss}} = CV^2 f$$

$$t_{\text{PLH}} = 0.69 \times R_p \times C_L$$

$$t_{\text{PHL}} = 0.69 \times R_n \times C_L$$

$$t_p = 0.69 \times \frac{R_p + R_n}{2} C_L$$