

Introduction to VLSI Design

Memory Design

Material primarily from textbook and lecture slides for Rabaey et. al.
Digital Integrated Circuits, 2nd Edition (2002) and other online resources

Memory Classification

□ Size


□ Timing

— Read access time, Write access time


□ Function

— Read only, RWM, CAM

Memory Timing: Definitions



Memory Architecture: Decoders




Intuitive architecture for $N \times M$ memory
Too many select signals:
 N words == N select signals


Decoder reduces the number of select signals
 $K = \log_2 N$

Array-Structured Memory Architecture


Problem: ASPECT RATIO or HEIGHT >> WIDTH




Read-Only Memory Cells



MOS NOR ROM




MOS NAND ROM




All word lines high by default with exception of selected row

Non-Volatile Memories




Device cross-section




Schematic symbol


Floating-Gate Transistor Programming



A “Programmable-Threshold” Transistor




Flash EEPROM



Many other options ...

Cross-sections of NVM cells



Flash

Courtesy Intel

EPROM