




# Introduction to VLSI Design

## Lecture 15 - 12<sup>th</sup> Sep 2022

$$F = \overline{\overline{X_1 X_2 \dots X_8}} \rightarrow 8 \text{ input decoder}$$



### Logical Effort

$$LE(q) = \frac{R_{gate} C_{gate}}{R_{inv} C_{inv}}$$

If  $R_{gate} = R_{inv}$



$$q = \frac{C_{gate}}{C_{inv}}$$


$$q_{inv} = 1$$

$$q_{nand} = ?$$


$$= \frac{C_{g,PMOS} + C_{g,nmos}}{C_{g,P,inv} + C_{g,n,inv}}$$

$$= \frac{4C}{3C} = \frac{4}{3}$$







Nand		$g$	Nor	$g$
2	-	$\frac{4}{3}$	2	$\frac{5}{3}$
3	-	$\frac{5}{3}$	3	$\frac{7}{3}$
4	-	$\frac{6}{3}$	4	$\frac{9}{3}$
$n$	-	$\frac{(n+1)}{3}$		$\frac{2n+1}{3}$




$$g_A = \frac{4}{3}$$

$$g_B = \frac{8}{3}$$



$$g = \frac{5}{3}$$

XNOR  $F = \overline{A\bar{B} + \bar{A}B}$



$$g = \frac{b}{3} = 2$$



$$g_{xor} > g_{nor} > g_{nand} > g_{inv}$$

$$t_p = t_{p0} \left( 1 + \frac{f}{g} \right)$$

↓↓

$$t_p = t_{p0} \left( P + \frac{gf}{r} \right)$$

Logical Effort  
fan-out  
No. of inputs




Path fanout =  $F = 90$

Path logical effort  $Q = \prod g_i = 1 \times \frac{4}{3} \times \frac{5}{3} = \frac{20}{9}$

Stage effort =  $f_i g_i$

Path effort =  $H = GF = \frac{20}{9} \times 90 = 200$


$h_{opt} = (200)^{1/3} = 5.9$



$$h_{opt} = 5.91$$

$$h_3 = g_3 f_3 = \frac{5}{3} \times \frac{90}{y} = 5.91 \quad y = ? \quad 25.3$$

$$h_2 = g_2 f_2 = \frac{4}{3} \times \frac{y}{x} = 5.91 \Rightarrow x = ? \quad 5.84$$



$$h_F = \frac{8C \times R/2}{3C \times R} = \frac{4}{3}$$

Scaling does not change logical effort

