


VLSI Design - Lecture 7

19th Aug 2022





$$t_{pHL} = 0.69 \times \frac{13 \text{ k}\Omega}{1.5} \times 6 \text{ fF}$$


$$= 36 \text{ ps}$$


$$t_{pLH} = 0.69 \times \frac{31 \text{ k}\Omega}{4.5} \times 6 \text{ fF}$$

$$= 28 \text{ ps}$$



$$C_{ox} = \frac{\epsilon_{ox}}{t_{ox}} \text{ cm}^{-2}$$






- ① Gate C_{ox}
- ② C_{gdo}, C_{gso}
- ③ Diffusion capacitance
source & drain diffusion

$$C = \frac{Q}{V} = \frac{Q}{\frac{Q}{\epsilon t_{ox}}} = \epsilon \frac{A}{t_{ox}}$$

$$C_{dep} = \frac{\epsilon_{Si}}{W_{dep}}$$




$$C_L = C_{dn1} + C_{dp1} + C_w + C_{gn2} + C_{gp2}$$

$$\beta = \frac{(W/L)_p}{(W/L)_n}$$

$$t_p = \frac{t_{PHL} + t_{PLH}}{2}$$

$$R \propto R/\alpha$$

$$C \rightarrow \alpha C$$



$$t_p = \frac{0.69}{2} \left(R_{eqn} + \frac{R_{eqp}}{B} \right) \left(C_{dn1} + B C_{dn1} + C_w + C_{gn2} + B C_{gn2} \right)$$

$$\frac{dt_p}{dB} = 0$$

$$B^2 = \alpha \left(1 + \frac{C_w}{C_{dn1} + C_{gn2}} \right)$$

$$\alpha = \frac{R_{eqp}}{R_{eqn}}$$

$$= \frac{31 k\Omega}{13 k\Omega} = 2.48$$

$$B_{opt} = \sqrt{2.48} \text{ assuming } C_w \text{ is negligible}$$