
Ripple Carry Adder (RCA)




 $t_{adder} = (N-1)t_{carry} + t_{sum}$

Goal: Make the fastest possible carry path circuit



Inversion Property




$$\overline{S}(A,B,C_i) = S(\overline{A},\overline{B},\overline{C_i})$$

$$\overline{C}(A,B,C_i) = C(\overline{A},\overline{B},\overline{C_i})$$




Minimize Critical Path by Reducing Inverting Stages



Here, FA stands for full adder without the inverter in carry path




Mirror Adder – The stick diagram





Kill, Propagate and Generate





No benefit w.r.t ripple carry addu 1 in Static implementation

	Cout	Sum	Cin	В	Α
Kill	0	0	0	0	0
	0	1	1	0	0
Propagate	0	1	0	1	0
	1	0	1	1	0
	0	1	0	0	1
	1	0	1	0	1
Generate	1	0	0	1	1
	1	1	1	1	1

$$G = AB \qquad S = A \oplus B \oplus C_i = ABC_i + \overline{C_o} \left(A + B + C_i \right)$$

$$P = A \oplus B \qquad = P \oplus C_i$$


$$C_{out} = AB + BC_i + AC_i = G + PC_i$$



How to subtract?


□ Subtraction can be implemented by using 2's complement notation

$$A - B = A + \left(-B\right) = A + \overline{B} + 1$$





Add and Subtract Unit





$$A_{0} = \frac{4}{3}$$


$$A_{3} = \frac{4}{3}$$


$$A_{4} = \frac{4}{3}$$

$$A_{5} = \frac{4}{3}$$

$$A_{7} = \frac{$$

Carry Bypass/Carry-Skip Adder





Idea: If (P0 and P1 and P2 and P3 = 1) then $C_{03} = C_0$, else "kill" or "generate".




Summary - Adders


- The NMOS and PMOS chains are completely symmetrical.
 A maximum of two series transistors can be observed in the carry-generation circuitry.
- □ When laying out the cell, the most critical issue is the minimization of the capacitance at node Co. The reduction of the diffusion capacitances is particularly important.
- ☐ The capacitance at node Co is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell .
- ☐ The transistors connected to Ci are placed closest to the output.
- Only the transistors in the carry stage have to be optimized for optimal speed.
 All transistors in the sum stage can be minimal size.
- Many other types of adders are available such as Carry Select, Manchester Carry, etc




Transmission Gate Multiplexer








Building Big Muxes from Small






Shifter





Barrel Shifter



Example:
$$Sh0 = 1$$

 $B_3B_2B_1B_0 = A_3A_2A_1A_0$
 $Sh1 = 1$
 $B_3B_2B_1B_0 = A_3A_3A_2A_1$
 $Sh2 = 1$
 $B_3B_2B_1B_0 = A_3A_3A_3A_2$
 $Sh3 = 1$
 $B_3B_2B_1B_0 = A_3A_3A_3A_3$

Area dominated by wiring



