

VLSI Design - Lecture 9

26th Aug 2022

$$t_p = t_{p0} \left(1 + \frac{C_{ext}}{S C_{int}} \right)$$

Gate cap of next stage $j+1$


Drain cap of current stage j^{th} stage

$$C_{diff} = r C_{gate}$$


→ Technology dep parameter

$$= t_{p0} \left(1 + \frac{C_{g,j+1}}{r C_{g,j}} \right) \quad f = \frac{C_{g,j+1}}{C_{g,j}}$$

$$= t_{p0} \left(1 + \frac{f}{r} \right)$$



$$t_p = t_{p0} (1 + 2.7) = 3.7 t_{p0}$$



① $32 t_{p0}$


② $16.7 t_{p0}$

$$t_p = \sum_j t_{p,j} = \sum_j t_{p0} \left(1 + \frac{C_{g,j+1}}{r C_{g,j}} \right)$$

$$\frac{dt_p}{dC_{g,j}}$$

$$t_{p0} \left(1 + \dots + \frac{C_{g,j}}{C_{g,j-1}} + \frac{C_{g,j+1}}{C_{g,j}} + \dots \right)$$

$$\Rightarrow \frac{1}{C_{g,j-1}} - \frac{C_{g,j+1}}{C_{g,j}^2} = 0 \quad C_{g,j} = \sqrt{C_{g,j-1} C_{g,j+1}}$$



F	No. of Stages	Delay per stage	Total delay
27	1	28 t_{p0}	28 t_{p0}
1000	1	1001 t_{p0}	1001 t_{p0}
10000	1	10001 t_{p0}	10001 t_{p0}
100000	1	100001 t_{p0}	100001 t_{p0}
1000000	2	101 t_{p0}	202 t_{p0}
10000000	3	22.5 t_{p0}	45 t_{p0}
100000000	4	11 t_{p0}	44 t_{p0}

