



# Introduction to VLSI Design

Lecture 13 - 5<sup>th</sup> Sep 2022






$$F = A(B+C) + DE$$

$$F = A(B+C) + D$$




A	B	F
0	0	1
0	1	1
1	0	1
1	1	0






**Figure 6.7** The VTC of a two-input NAND is data-dependent. NMOS devices are  $0.5\mu\text{m}/0.25\mu\text{m}$  while the PMOS devices are sized at  $0.75\mu\text{m}/0.25\mu\text{m}$ .

*NMOS are dynamic*



Input Data Pattern	Delay (psec)
$A = B = 0 \rightarrow 1$	69
$A = 1, B = 0 \rightarrow 1$	62
$A = 0 \rightarrow 1, B = 1$	50
$A = B = 1 \rightarrow 0$	35
$A = 1, B = 1 \rightarrow 0$	76
$A = 1 \rightarrow 0, B = 1$	57

**Figure 6.9** Example showing the delay dependence on input patterns.



A particular technology has the following parameters:  $V_{th,n} = 0.2\text{ V}$  and  $|V_{th,p}| = 0.3\text{ V}$ ,  $R_n = 2\text{ k}\Omega * \mu\text{m}$ ,  $R_p = 3\text{ k}\Omega * \mu\text{m}$  at  $V_{DD} = 1\text{ V}$ . Draw the VTC of the gate below with  $W_p = W_n = 1\text{ }\mu\text{m}$ .

