


Ripple Carry Adder (RCA)



1111
0001

10000

Worst case delay linear with the number of bits


$$t_d = O(N)$$

$$t_{\text{adder}} = (N-1)t_{\text{carry}} + t_{\text{sum}}$$

Goal: Make the fastest possible carry path circuit



Inversion Property




$$\overline{S}(A, B, C_i) = S(\overline{A}, \overline{B}, \overline{C_i})$$

$$\overline{C}(A, B, C_i) = C(\overline{A}, \overline{B}, \overline{C_i})$$




Minimize Critical Path by Reducing Inverting Stages



Here, FA stands for full adder without the inverter in carry path




Mirror Adder – The stick diagram



Kill, Propagate and Generate

Carry Look ahead



No benefit w.r.t
ripple carry adder
in static implementation

A	B	Cin	Sum	Cout	
0	0	0	0	0	Kill
0	0	1	1	0	
0	1	0	1	0	Propagate
0	1	1	0	1	
1	0	0	1	0	
1	0	1	0	1	
1	1	0	0	1	Generate
1	1	1	1	1	

$$G = AB \quad S = A \oplus B \oplus C_i = ABC_i + \overline{C_o} (A + B + C_i)$$

$$P = A \oplus B \quad = P \oplus C_i$$


$$\cancel{K} D = \overline{A} \overline{B} \quad C_{out} = AB + BC_i + AC_i = G + PC_i$$




How to subtract?

- Subtraction can be implemented by using 2's complement notation

$$A - B = A + (-B) = A + \overline{B} + 1$$



Add and Subtract Unit



S, S_0
0 0 - add
0 1 - subtract
1 0 - shift L
1 1 - shift R



$S_0 S_1$

A_0 ———→

—————→

—————→

A_3 ———→


B_0 ———→

—————→


—————→

B_3 ———→

$$F = AS + B\bar{S}$$



Carry Bypass/Carry-Skip Adder



Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$)
then $C_{03} = C_0$, else “kill” or “generate”.




Summary - Adders


- The NMOS and PMOS chains are completely symmetrical. A maximum of two series transistors can be observed in the carry-generation circuitry.
- When laying out the cell, the most critical issue is the minimization of the capacitance at node C_o . The reduction of the diffusion capacitances is particularly important.
- The capacitance at node C_o is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell .
- The transistors connected to C_i are placed closest to the output.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be minimal size.
- Many other types of adders are available such as Carry Select, Manchester Carry, etc





Transmission Gate Multiplexer




$$F = \overline{In_1 S + In_2 \bar{S}}$$



Pass gate:




A	B	F
0	0	0
0	1	0
1	0	0
1	1	1




NMOS
Strong 0
Weak 1

PMOS
Weak 0
Strong 1

Building Big Muxes from Small




Shifter



A_i	A_{i-1}	rgt	nop	left	B_i	B_{i-1}
A_1	A_0	0	1	0	A_1	A_0
A_1	A_0	1	0	0	0	A_1
A_1	A_0	0	0	1	A_0	0



Barrel Shifter



Example: $Sh0 = 1$

$$B_3 B_2 B_1 B_0 = A_3 A_2 A_1 A_0$$

$Sh1 = 1$

$$B_3 B_2 B_1 B_0 = A_3 A_3 A_2 A_1$$

$Sh2 = 1$

$$B_3 B_2 B_1 B_0 = A_3 A_3 A_3 A_2$$

$Sh3 = 1$

$$B_3 B_2 B_1 B_0 = A_3 A_3 A_3 A_3$$

Area dominated by wiring



