



VLSI DESIGN PROJECTS/INTERNSHIP

College Name

→SRM Institute of Science and Technology.

Company Name

 \rightarrow Vyorius.

Domain

→VLSI design.

Project topics

- 1. Basic circuits written in Verilog/VHDL, simulated and implemented on the FPGA
- 2. UART communication to print a single character
- FSM Designs: Mealy & Moore Machines and Up Down Counter

Hardware and software used

Hardware,

Mimas A7 Mini FPGA Development Board
Mimas A7 Mini is an easy-to-use FPGA Development board
featuring Artix 7 FPGA (XC7A35T – FTG256C package) with FTDI's
FT2232H Dual-Channel USB device. It is an Artix-7 based
replacement and upgrades of Mimas Spartan 6 FPGA Board. It is
specially designed for the development and integration of FPGA
based accelerated features to other designs. The USB 2.0 host

interface based on popular FT2232H offers high bandwidth data transfer and board programming without the need for any external programming adapters.


Features,

- → Device: Xilinx Artix 7 FPGA (XC7A35T-1FTG256C)
- → DDR3: 2Gb DDR3 (MT41J128M16JT-125 or equivalent)
- → Built-in programming interface. No expensive JTAG adapters needed for programming the board
- → Onboard 128Mb flash memory for FPGA configuration storage and custom user data storage
- → High-Speed USB 2.0 interface for On-board flash programming. FT2232H Channel B is dedicated to JTAG Programming. Channel A can be used for custom applications
- → 100MHz CMOS oscillator
- → 8 LEDs, 1 RGB LED and 4 Push Buttons for user-defined purposes
- → FPGA configuration via JTAG and USB
- → Maximum IOs for user-defined purposes

FPGA – 70 IOs (35 professionally length matched Differential Pairs) and two 2×6 Expansion Headers

Applications,

- → Product Prototype Development
- → Accelerated computing integration
- → Development and testing of custom embedded processors
- → Communication devices development
- → Educational tool for Schools and Universities



Specifications,

Attribute	Value
Dimensions	6 × 4 × 1 in
FPGA	<u>XC7A35T – </u>
	<u>1FTG256C</u>
Memory	<u>DDR3 – 2Gb</u>
Configuration Options	JTAG, USB
Host Interface	<u>USB 2.0</u>
Primary Clock	<u>100MHz</u>
Frequency	
Number Of GPIOs (Max)	<u>70</u>
Number Of Diff Pairs	<u>35</u>

Software



Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can

generate an intermediate form called *vvp* assembly. This intermediate form is executed by the ``vvp" command. For synthesis, the compiler generates netlists in the desired format.

The compiler proper is intended to parse and elaborate design descriptions written to the IEEE standard *IEEE Std 1364-2005*. This is a fairly large and complex standard, so it will take some time to fill all the dark alleys of the standard, but that's the goal.

Icarus Verilog is a work in progress, and since the language standard is not standing still either, it probably always will be. That is as it should be. However, I will make stable releases from time to time, and will endeavour to not retract any features that appear in these stable releases. The quick links above will show the current stable release.

The main porting target is Linux, although it works well on many similar operating systems. Various people have contributed precompiled binaries of stable releases for a variety of targets. These releases are ported by volunteers, so what binaries are available depends on who takes the time to do the packaging. Icarus Verilog has been ported to That Other Operating System, as a command line tool, and there are installers for users without compilers. You can compile it entirely with free tools, too, although there are precompiled binaries of stable releases.



Vivado Design Suite is a software suite produced by <u>Xilinx</u> for synthesis and analysis of <u>HDL</u> designs, superseding <u>Xilinx ISE</u> with additional features for <u>system on a chip</u> development and <u>high-level synthesis</u>. Ulsileiz Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE).


Like the later versions of <u>ISE</u>, Vivado includes the in-built logic simulator <u>ISIM</u>, un Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic.

Replacing the 15-year-old ISE with Vivado Design Suite took 1000 <u>person-years</u> and cost US\$200 million.

ONUMATO LAB®

Tenagra is an FPGA System management tool for configuring and communicating with Numato Lab's supported FPGA modules and development platforms. This software is designed to be a single interface for managing the devices and exercising some of the available features. Currently, Tenagra supports configuring the FPGA module/board (programming) and Memory Exerciser that can transfer data between various memories on the device. This includes both external DDR Memory and Block RAM available within the FPGA device. With Tenagra, you can create multiple configuration setups with different bitstreams and settings for each device model so that switching between multiple bitstreams is a breeze. This is especially helpful during development where the device may need to be reprogrammed with various bitstreams repeatedly.

Driver for Mimas A7 Mini Module



PuTTY is a free implementation of SSH (and telnet) for PCs running Microsoft Windows (it also includes an xterm terminal emulator). You will find PuTTY useful if you want to access an account on a Unix or other multi-user system from a PC (for example your own or one in an internet cafe).

2. <u>UART communication to print a single character</u>

Software to download

Notepad++

Step 1- Write the verilog program in notepad ++.

```
*E:\VLSI_projects\vivado_projects\uart_tx.v - Notepad++
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
  uart_tx.v 🗵
                         outputs 
output [7:0] uart_tx,
output uart_busy
);
                            Output dat_Busy

//Identifier Declaration
reg [3:0] bitcount;
reg [8:0] shift;
reg [7:0] data = *v";
wire sending;
//Baud rate as 115200Hz
reg [28:0] clk_count;
wire [28:0] clk_inc_count = clk_count[28] ? (115200) : (115200 - 100000000);
wire [28:0] clk_inc = clk_count + clk_inc_count;
wire gen_clk;
                            //Generating clock
always@(posedge clk)
clk_count <= clk_inc;
                      25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
                      | Shift to the control of the contr
                      length: 1,102 lines: 54 Ln: 22 Col: 19 Pos: 486 Windows (CR LF) UTF-8
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               INS
Verilog file
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
                                  //Identifier Declaration
                            //Identifier Declaration
reg [3:0] bitcount;
reg [8:0] shift;
reg [7:0] data = "\"";
wire sending;
//Baud rate as 11520Hz
reg [28:0] clk_count;
wire [28:0] clk_count = clk_count[28] ? (115200) : (115200 - 100000000);;
wire [28:0] clk_inc_count + clk_inc_count;
wire [28:0] clk_inc = clk_count + clk_inc_count;
                            //Generating clock
always@(posedge clk)
clk_count <= clk_inc;
                    assign gen_clk = ~clk_count[28]; //115200Hz
assign uart_busy = |bitcount[3:1];
assign sending = |bitcount;
//Uart Transmission block

=always@(posedge clk) begin
if(rst) begin

uart_tx = 1'n1;
bitcount <= 0;
shift <= 0;
end else begin
//shifter init
if(uart_om a vart_busy) begin
bitcount <= (1 + 8 + 1 + 1);
shift <= (data[7:0], 1'b0);
end
                   ... regin

... (1 + 8 + 1 + 1);

... anift <= (data[7:0], 1'b0);

end

//Data aTransmission

if (sending 4 gen clk) begin

{shift, uart tx} <= {1'h1, shift}


bitcount <= bitcount - 1;

end


end

end
                                                                                                                                                                                                                                                                                                                                                                                                                            length: 1.102 lines: 54 In: 22 Col: 19 Pos: 486
```


Step 2-Open Vivado software create a new project and add this notepad verilog extension to it




Synthesis the code extracted and compile the errors if there are any.



After synthesis run implementation



Open synthesis implemented design




Now one of the most vital part we have to change port design with respect to the XDC file we got for vivado designs from the link Mimas A7 Mini FPGA Development Board | Numato Lab

After downloading it open up with the notepad where we can view the XDC file


```
File Edit Format View Help
set property -dict { PACKAGE_PIN "113" set_property -dict { PACKAGE_PIN "114" set_property -dict { PACKAGE_PIN "114" set_property -dict { PACKAGE_PIN "K15"
                                       # IO L6P T0 FCS B 14
                                                                                                                                                      Sch = FLASH CS N
                                                                                                                       # IO_L1P_T0_D00_MOSI_14
# IO_L1N_T0_D01_DIN_14
# IO_L2P_T0_D02_14
                                                                                                                                                        Sch = FLASH_DQ0
Sch = FLASH_DQ1
                                                                                                                                                     Sch = FLASH DQ2
set_property -dict { PACKAGE_PIN "K16"
set_property -dict { PACKAGE_PIN "E8"
                                                                                                                                                      Sch = FLASH_DQ3
                                                                                                                                               Sch = FLASH CLK
                                                                                                                       # CCLK 0
Push Buttons
set_property -dict { PACKAGE_PIN "F5" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { sw_in[0] }]; set_property -dict { PACKAGE_PIN "M6" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { sw_in[1] }]; set_property -dict { PACKAGE_PIN "M6" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { sw_in[2] }]; set_property -dict { PACKAGE_PIN "M6" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { sw_in[3] }];
LEDs
set_property -dict { PACKAGE_PIN "K12" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { LED[0] }]; set_property -dict { PACKAGE_PIN "R10" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { LED[1] }]; set_property -dict { PACKAGE_PIN "R10" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { LED[1] }]; set_property -dict { PACKAGE_PIN "R13" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { LED[2] }];
                                                                                                                                           Sch = LED0
                                                                                                                    # IO_L17P_T0_D06_14
# IO_L17P_T2_A14_D30_14
# IO_L16P_T2_CSI_14
                                                                                                                                                Sch = LED1
Sch = LED2
Sch = LED3
set property -dict { PACKAGE PIN "T13" | IOSTANDARD LVCMOS33 set property -dict { PACKAGE PIN "R12" | IOSTANDARD LVCMOS33 set property -dict { PACKAGE PIN "R12" | IOSTANDARD LVCMOS33
                                                                                                                    # IO_LI6N_T2_AI5_D31_I4 Sch=LED4
# IO_LI6N_T2_DQS_RDWR_B_I4 Sch=LED5
# IO_LI5N_T2_DQS_DOUT_CSO_B_I4 Sch=LED6
                                                                    SLEW FAST) [get_ports { LED[4] }];
SLEW FAST} [get_ports { LED[5] }];
SLEW FAST} [get_ports { LED[6] }];
set_property -dict { PACKAGE_PIN "R11" | IOSTANDARD LVCMOS33
                                                                    SLEW FAST) [get_ports { LED[7] }];
                                                                                                                    # IO_L17N_T2_A13_D29_14
                                                                                                                                                     Sch = LED7
Sch = LED R
                                                                                                                     # IO L3N TO DOS EMCCLK 14
                                                                                                                    # IO_L4P_T0_D04_14
# IO_L4N_T0_D05_14
                                                                                                                                                  Sch = LED B
                             Header P4
Sch = GPIO 1
Mimasa7Mini - Notenad
set_property CFGBVS VCCO [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]
CLOCK 100MHz
set_property -dict { PACKAGE_PIN "N11" | IOSTANDARD LVCMOS33 | SLEW FAST} [get_ports { CLK1 }] ;
                                                                                                                     # IO_L13P_T2_MRCC_14
FT2232H Signals
set_property -dict { PACKAGE_PIN "M16" set_property -dict { PACKAGE_PIN "N16" set_property -dict { PACKAGE_PIN "P15" set_property -dict { PACKAGE_PIN "P15" set_property -dict { PACKAGE_PIN "R15" set_property -dict { PACKAGE_PIN "R15" set_property -dict { PACKAGE_PIN "R16" set_property -dict { PACKAGE_PIN "T14" set_property -dict { PACKAGE_PIN "T15"
                                                                                                                     SLEW FAST) [get_ports { DATA[0] }];
SLEW FAST) [get_ports { DATA[1] }];
SLEW FAST) [get_ports { DATA[2] }];
SLEW FAST) [get_ports { DATA[3] }];
                                          IOSTANDARD LVCMOS33
                                                                                                                                                    Sch = FTDI_D0
Sch = FTDI_D1
                                         IOSTANDARD LVCMOS33
                                                                                                                                                    Sch = FTDI_D2
Sch = FTDI_D3
Sch = FTDI_D4
                                         IOSTANDARD LVCMOS33
                                         IOSTANDARD LVCMOS33
                                                                        SLEW FAST) [get_ports { DATA[4] }] : SLEW FAST) [get_ports { DATA[5] }] : SLEW FAST) [get_ports { DATA[6] }] :
                                         IOSTANDARD LVCMOS33
                                                                                                                                                    Sch = FTDI_D5
Sch = FTDI_D6
                                         IOSTANDARD LVCMOS33
                                         IOSTANDARD LVCMOS33
                                         IOSTANDARD LVCMOS33
                                                                        SLEW FAST | [get_ports { DATA[7] }] ;
                                                                                                                                                     Sch = FTDI D7
set_property -dict { PACKAGE_PIN "T8" set_property -dict { PACKAGE_PIN "T7" set_property -dict { PACKAGE_PIN "P14" set_property -dict { PACKAGE_PIN "N12" set_property -dict { PACKAGE_PIN "N12" set_property -dict { PACKAGE_PIN "L15"
                                                                       SLEW FAST) [get_ports { TXE_N }] ;
SLEW FAST) [get_ports { RXE_N }] ;
SLEW FAST) [get_ports { WR_N }] ;
SLEW FAST) [get_ports { RD_N }] ;
SLEW FAST) [get_ports { CLKOUT}] ;
                                                                                                                     IOSTANDARD LVCMOS33
                                         IOSTANDARD LVCMOS33
IOSTANDARD LVCMOS33
                                                                                                                     # IO_L13N_T2_MRCC_14
# IO_L12P_T1_MRCC_14
# IO_L3P_T0_DQS_PUDC_B_14
                                                                                                                                                      Sch = FTDI_RD_N
Sch = FTDI_CLKOUT
                                         IOSTANDARD LVCMOS33
                                                                       SLEW FAST [get ports { OE N }]
                                         IOSTANDARD LVCMOS33
                                                                                                                                                        Sch = FTDI OE#
set_property -dict { PACKAGE_PIN "M12"
                                         IOSTANDARD LVCMOS33
                                                                        SLEW FAST [get_ports { SIWUA }] ;
                                                                                                                      # IO_L6N_T0_D08_VREF_14
                                                                                                                                                        Sch = FTDI_SIWUA
: MT41J128M16XX-125
set_property -dict { PACKAGE_PIN "G2"
set_property -dict { PACKAGE_PIN "F3"
set_property -dict { PACKAGE_PIN "H4"
                                                                                                                  # IO_L17P_T2_35
# IO_L14N_T2_SRCC_35
                                         IOSTANDARD SSTL15
                                                                                                                                              Sch = DDR3 DO0
                                        IOSTANDARD SSTL15
IOSTANDARD SSTL15
                                                                                                                                                 Sch = DDR3_DQ1
Sch = DDR3_DQ2
                                                                                                                   # IO L18N T2 SRCC 35
set_property -dict { PACKAGE_PIN "G5"
set_property -dict { PACKAGE_PIN "G1"
                                                                                                                   # IO_L16P_T2_35
# IO_L17N_T2_35
                                                                                                                                              Sch = DDR3_DQ3
Sch = DDR3_DQ4
                                         IOSTANDARD SSTL15
                                         IOSTANDARD SSTL15
set_property -dict { PACKAGE_PIN "F4" set_property -dict { PACKAGE_PIN "H5"
                                                                  SLEW FAST} [get_ports {ddr3_dq[5]}]
SLEW FAST} [get_ports {ddr3_dq[6]}]
                                                                                                                  # IO_L14P_T2_SRCC_35
# IO_L18P_T2_35
                                         IOSTANDARD SSTL15
                                                                                                                                                 Sch = DDR3 DO5
                                         IOSTANDARD SSTL15
                                                                                                                                              Sch = DDR3 DQ6
                                                                                                                                                                   Windows (CRLF) UTF-8
```

And have the necessary requirements, and when I say requirements, we need many ports for signals (user and programmimg chaneel), clock, Mimas A7 Mini does not have any reset we will use the push button pins, LED


We will use low voltage CMOS, LVCMOS33




After the necessary changes save it and name the file as "uart_tx"




After that we can see in the source file under constrains and the I/O standards are given



Generate bit stream after that, resulting in synthesis and implementation




After the generation of bit stream open hardware manager




Step 3- Download a serial monitor, we will be using a light weight serial monitor software

<u>Download Putty - a free SSH and telnet client for Windows</u> link to download


After that launch Putty with a a serial line as "COM 4" shown in device manager used in the following case, and the speed we know set as 15200, and then open the termnal.



Step 4- Open Tenegra application and synch vivado bitstream file, you can go to setting and create one.



After chosing the file select SRAM and run it



As we know that with push button is enabled with the input of letter we have created so in our case push button will work that way. Every time we press the push button the letter V gets automatically printed in its own.

