

VLSI DESIGN PROJECTS/INTERNSHIP

College Name

→SRM Institute of Science and Technology.

Company Name

→Vyorius.

Domain

→VLSI design.

Project topics

1. Basic circuits written in Verilog/VHDL, simulated and implemented on the FPGA
2. UART communication to print a single character
3. FSM Designs: Mealy & Moore Machines and Up Down Counter

Hardware and software used

Hardware,

Mimas A7 Mini FPGA Development Board

Mimas A7 Mini is an easy-to-use FPGA Development board featuring Artix 7 FPGA (XC7A35T – FTG256C package) with FTDI's FT2232H Dual-Channel USB device. It is an Artix-7 based replacement and upgrades of Mimas Spartan 6 FPGA Board. It is specially designed for the development and integration of FPGA based accelerated features to other designs. The USB 2.0 host

interface based on popular FT2232H offers high bandwidth data transfer and board programming without the need for any external programming adapters.


Features,

- Device: Xilinx Artix 7 FPGA (XC7A35T-1FTG256C)
- DDR3: 2Gb DDR3 (MT41J128M16JT-125 or equivalent)
- Built-in programming interface. No expensive JTAG adapters needed for programming the board
- Onboard 128Mb flash memory for FPGA configuration storage and custom user data storage
- High-Speed USB 2.0 interface for On-board flash programming. FT2232H Channel B is dedicated to JTAG Programming. Channel A can be used for custom applications
- 100MHz CMOS oscillator
- 8 LEDs, 1 RGB LED and 4 Push Buttons for user-defined purposes
- FPGA configuration via JTAG and USB
- Maximum IOs for user-defined purposes

FPGA – 70 IOs (35 professionally length matched Differential Pairs) and two 2×6 Expansion Headers

Applications,

- Product Prototype Development
- Accelerated computing integration
- Development and testing of custom embedded processors
- Communication devices development
- Educational tool for Schools and Universities



Specifications,

Attribute	Value
Dimensions	6 × 4 × 1 in
FPGA	<u>XC7A35T – 1FTG256C</u>
Memory	<u>DDR3 – 2Gb</u>
Configuration Options	<u>JTAG, USB</u>
Host Interface	<u>USB 2.0</u>
Primary Clock Frequency	<u>100MHz</u>
Number Of GPIOs (Max)	<u>70</u>
Number Of Diff Pairs	<u>35</u>

Software




Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can

generate an intermediate form called *vvp assembly*. This intermediate form is executed by the ``vvp" command. For synthesis, the compiler generates netlists in the desired format.

The compiler proper is intended to parse and elaborate design descriptions written to the IEEE standard *IEEE Std 1364-2005*. This is a fairly large and complex standard, so it will take some time to fill all the dark alleys of the standard, but that's the goal.

Icarus Verilog is a work in progress, and since the language standard is not standing still either, it probably always will be. That is as it should be. However, I will make stable releases from time to time, and will endeavour to not retract any features that appear in these stable releases. The quick links above will show the current stable release.

The main porting target is Linux, although it works well on many similar operating systems. Various people have contributed precompiled binaries of stable releases for a variety of targets. These releases are ported by volunteers, so what binaries are available depends on who takes the time to do the packaging. *Icarus Verilog* has been ported to That Other Operating System, as a command line tool, and there are installers for users without compilers. You can compile it entirely with free tools, too, although there are precompiled binaries of stable releases.



Vivado Design Suite is a software suite produced by [Xilinx](#) for synthesis and analysis of [HDL](#) designs, superseding [Xilinx ISE](#) with additional features for [system on a chip](#) development and [high-level synthesis](#).^{[1][9][6][7]} Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE).^{[8][9][10]}


Like the later versions of [ISE](#), Vivado includes the in-built logic simulator [ISIM](#).^[11] Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic.^[6]

Replacing the 15-year-old ISE with Vivado Design Suite took 1000 [person-years](#) and cost US\$200 million.



Tenagra is an FPGA System management tool for configuring and communicating with Numato Lab's supported FPGA modules and development platforms. This software is designed to be a single interface for managing the devices and exercising some of the available features. Currently, Tenagra supports configuring the FPGA module/board (programming) and Memory Exerciser that can transfer data between various memories on the device. This includes both external DDR Memory and Block RAM available within the FPGA device. With Tenagra, you can create multiple configuration setups with different bitstreams and settings for each device model so that switching between multiple bitstreams is a breeze. This is especially helpful during development where the device may need to be reprogrammed with various bitstreams repeatedly.

Driver for Mimas A7 Mini Module




PuTTY is a free implementation of SSH (**and telnet**) for **PCs running Microsoft Windows** (it also includes an xterm terminal emulator). You will find PuTTY useful if you want to access an account on a Unix or other multi-user system from a PC (for example your own or one in an internet cafe).

2. UART communication to print a single character

Software to download


- Notepad++

Step 1- Write the verilog program in notepad ++ .





```
1 //Module declaration
2 module uart_transmit(
3 //inputs
4 input clk, //100Mhz
5 input rst,
6 input uart_en,
7 //outputs
8 output [7:0] uart_tx,
9 output uart_busy
10 );
11 //Identifier Declaration
12 reg [3:0] bitcount;
13 reg [8:0] shift;
14 reg [7:0] data = "v";
15 wire sending;
16 //Baud rate as 115200Hz
17 reg [28:0] clk_count;
18 wire [28:0] clk_inc_count = clk_count[28] ? (115200 : (115200 - 100000000));
19 wire [28:0] clk_inc = clk_count + clk_inc_count;
20 wire gen_clk;
21
22 //Generating clock
23 always@(posedge clk)
24 clk_count <= clk_inc;
25
26 assign gen_clk = ~clk_count[28]; //115200Hz
27 assign uart_busy = |bitcount[3:1];
28 assign sending = |bitcount;
29 //Uart Transmission block
30 always@(posedge clk) begin
31 if(rst) begin
32 uart_tx = 1'nl;
33 bitcount <= 0;
34 shift <= 0;
35 end else begin
36 //Shifter init
37 if(uart_en & ~uart_busy) begin
38 bitcount <= (1 + 8 + 1 + 1);
39 shift <= {data[7:0], 1'b0};
40 end
41 //Data aTransmission
42 if(sending & gen_clk) begin
43 {shift, uart_tx} <= { 1'h1, shift}
44 bitcount <= bitcount - 1;
45 end
46 end
47 end
48
49
50
51
52 endmodule
53
```

Step 2-Open Vivado software create a new project and add this notepad verilog extension to it




Synthesis the code extracted and compile the errors if there are any.





Open synthesis implemented design



Now one of the most vital part we have to change port design with respect to the XDC file we got for vivado designs from the link [Mimas A7 Mini FPGA Development Board | Numato Lab](#)

After downloading it open up with the notepad where we can view the XDC file


```
Mimasa7Mini - Notepad
File Edit Format View Help

#####
set_property -dict { PACKAGE_PIN "L12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_CS_N }} ; # IO_L6P_T0_FCS_B_14 Sch = FLASH_CS_N
set_property -dict { PACKAGE_PIN "J13" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_DQ[0] }} ; # IO_L1P_T0_D00_MOSI_14 Sch = FLASH_DQ0
set_property -dict { PACKAGE_PIN "J14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_DQ[1] }} ; # IO_L1N_T0_D01_DIN_14 Sch = FLASH_DQ1
set_property -dict { PACKAGE_PIN "K15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_DQ[2] }} ; # IO_L2P_T0_D02_14 Sch = FLASH_DQ2
set_property -dict { PACKAGE_PIN "K16" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_DQ[3] }} ; # IO_L2N_T0_D03_14 Sch = FLASH_DQ3
set_property -dict { PACKAGE_PIN "E8" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { FLASH_CLK }} ; # CCLK_0 Sch = FLASH_CLK

#####
#
#####
# Push Buttons
#####
set_property -dict { PACKAGE_PIN "F5" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { sw_in[0] }} ; # IO_L13P_T2_MRCC_35 Sch = SW0
set_property -dict { PACKAGE_PIN "J4" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { sw_in[1] }} ; # IO_L19N_T3_VREF_35 Sch = SW1
set_property -dict { PACKAGE_PIN "M6" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { sw_in[2] }} ; # IO_L19P_T3_A10_D26_14 Sch = SW2
set_property -dict { PACKAGE_PIN "N6" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { sw_in[3] }} ; # IO_L19N_T3_A09_D25_VREF_14 Sch = SW3

#####
#
#####
# LEDs
#####
set_property -dict { PACKAGE_PIN "K12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[0] }} ; # IO_0_14 Sch = LED0
set_property -dict { PACKAGE_PIN "K13" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[1] }} ; # IO_L5P_T0_D06_14 Sch = LED1
set_property -dict { PACKAGE_PIN "R10" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[2] }} ; # IO_L17P_T2_A14_D30_14 Sch = LED2
set_property -dict { PACKAGE_PIN "R13" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[3] }} ; # IO_L16P_T2_CSI_14 Sch = LED3
set_property -dict { PACKAGE_PIN "T13" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[4] }} ; # IO_L16N_T2_A15_D31_14 Sch = LED4
set_property -dict { PACKAGE_PIN "R12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[5] }} ; # IO_L15P_T2_DQS_RDWR_B_14 Sch = LED5
set_property -dict { PACKAGE_PIN "T12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[6] }} ; # IO_L15N_T2_DQS_DOUT_CS0_B_14 Sch = LED6
set_property -dict { PACKAGE_PIN "R11" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LED[7] }} ; # IO_L17N_T2_A13_D29_14 Sch = LED7

#####
#
#####
# RGB LED
#####
set_property -dict { PACKAGE_PIN "M15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LEDR }} ; # IO_L3N_T0_DQS_EMCLK_14 Sch = LED_R
set_property -dict { PACKAGE_PIN "L14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LEDG }} ; # IO_L4P_T0_D04_14 Sch = LED_G
set_property -dict { PACKAGE_PIN "M14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { LEDB }} ; # IO_L4N_T0_D05_14 Sch = LED_B

#####
#
#####
# Header P4
#####
set_property -dict { PACKAGE_PIN "E12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { P4[0] }} ; # IO_L13P_T2_MRCC_15 Sch = GPIO_1_P
set_property -dict { PACKAGE_PIN "E13" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { P4[1] }} ; # IO_L13N_T2_MRCC_15 Sch = GPIO_1_N

Ln 1, Col 1 60% Windows (CRLF) UTF-8
```

```
Mimasa7Mini - Notepad
File Edit Format View Help

set_property CFGVSS VCC0 [current_design]
set_property CONFIG_VOLTAGE 3.3 [current_design]

#####
#
#####
# CLOCK 100MHz
#####
set_property -dict { PACKAGE_PIN "N11" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { CLK1 }} ; # IO_L13P_T2_MRCC_14 Sch = CLK

#####
#
#####
# FT232H Signals
#####
set_property -dict { PACKAGE_PIN "M16" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[0] }} ; # IO_L7P_T1_D09_14 Sch = FTDI_D0
set_property -dict { PACKAGE_PIN "N16" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[1] }} ; # IO_L7N_T1_D10_14 Sch = FTDI_D1
set_property -dict { PACKAGE_PIN "P15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[2] }} ; # IO_L8P_T1_D11_14 Sch = FTDI_D2
set_property -dict { PACKAGE_PIN "P16" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[3] }} ; # IO_L8N_T1_D12_14 Sch = FTDI_D3
set_property -dict { PACKAGE_PIN "R15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[4] }} ; # IO_L9P_T1_DQS_14 Sch = FTDI_D4
set_property -dict { PACKAGE_PIN "R16" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[5] }} ; # IO_L9N_T1_DQS_D13_14 Sch = FTDI_D5
set_property -dict { PACKAGE_PIN "T14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[6] }} ; # IO_L10P_T1_D14_14 Sch = FTDI_D6
set_property -dict { PACKAGE_PIN "T15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { DATA[7] }} ; # IO_L10N_T1_D15_14 Sch = FTDI_D7


set_property -dict { PACKAGE_PIN "T8" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { TXE_N }} ; # IO_L21N_T3_DQS_A06_D22_14 Sch = FTDI_TXE_N
set_property -dict { PACKAGE_PIN "T7" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { RXE_N }} ; # IO_L21P_T3_DQS_14 Sch = FTDI_RXE_N
set_property -dict { PACKAGE_PIN "P14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { WR_N }} ; # IO_L12N_T1_MRCC_14 Sch = FTDI_WR_N
set_property -dict { PACKAGE_PIN "N12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { RD_N }} ; # IO_L13N_T2_MRCC_14 Sch = FTDI_RD_N
set_property -dict { PACKAGE_PIN "N14" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { CLKOUT }} ; # IO_L12P_T1_MRCC_14 Sch = FTDI_CLKOUT
set_property -dict { PACKAGE_PIN "L15" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { OE_N }} ; # IO_L3P_T0_DQS_PUDC_B_14 Sch = FTDI_OE#
set_property -dict { PACKAGE_PIN "M12" IOSTANDARD LVCMOS33 SLEW FAST [get_ports { SIWUA }} ; # IO_L6N_T0_D08_VREF_14 Sch = FTDI_SIWUA

#####
#
#####
# DDR3 : MT41J128M16XX-125
#####
# Frequency : 400 MHz
#####
# Data Width : 16
#####
set_property -dict { PACKAGE_PIN "G2" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[0] }} ; # IO_L17P_T2_35 Sch = DDR3_DQ0
set_property -dict { PACKAGE_PIN "F3" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[1] }} ; # IO_L14N_T2_SRCC_35 Sch = DDR3_DQ1
set_property -dict { PACKAGE_PIN "H4" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[2] }} ; # IO_L18N_T2_SRCC_35 Sch = DDR3_DQ2
set_property -dict { PACKAGE_PIN "G5" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[3] }} ; # IO_L16P_T2_35 Sch = DDR3_DQ3
set_property -dict { PACKAGE_PIN "G1" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[4] }} ; # IO_L17N_T2_35 Sch = DDR3_DQ4
set_property -dict { PACKAGE_PIN "F4" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[5] }} ; # IO_L14P_T2_SRCC_35 Sch = DDR3_DQ5
set_property -dict { PACKAGE_PIN "H5" IOSTANDARD SSTL15 SLEW FAST [get_ports { ddr3_dq[6] }} ; # IO_L18P_T2_35 Sch = DDR3_DQ6


Ln 15, Col 60 60% Windows (CRLF) UTF-8
```

And have the necessary requirements, and when I say requirements, we need many ports for signals(user and programming chaneel), clock, Mimas A7 Mini does not have any reset we will use the push button pins,LED


We will use low voltage CMOS, LVCMOS33




After the necessary changes save it and name the file as “uart_tx”




After that we can see in the source file under constraints and the I/O standards are given



Generate bit stream after that, resulting in synthesis and implementation




After the generation of bit stream open hardware manager




Step 3- Download a serial monitor , we will be using a light weight serial monitor software

[Download PuTTY - a free SSH and telnet client for Windows](#) link to download


After that launch Putty with a a serial line as "COM 4" shown in device manager used in the following case , and the speed we know set as 15200, and then open the termnal.



Step 4- Open Tenegra application and synch vivado bitstream file , you can go to setting and create one .



After choosing the file select SRAM and run it



As we know that with push button is enabled with the input of letter we have created so in our case push button will work that way. Every time we press the push button the letter V gets automatically printed in its own.

uart_transmit - [C:/uart_transmit/uart_transmit.xpr] - Vivado 2017.2

File Edit Flow Tools Window Layout View Help Quick Access

Flow Navigator

- Report Timing Summary
 - Report Clock Networks
 - Report Clock Interf
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- IMPLEMENTATION
 - Run Implementation
 - Open Implemented D
 - Constraints Wizard
 - Edit Timing Const
 - Report Timing Sum
 - Report Clock Netw
 - Report Clock Inter
 - Report Methodology
 - Report DRC
 - Report Utilization
 - Report Power
 - Schematic
- PROGRAM AND DEBUG
 - Generate Bitstream
 - Open Hardware Manager

NUMATO LAB®

Home Settings Help

COM4 - PuTTY

Configuration completed

Refresh

Configuration completed

Product documentation Firmware Update

00.00.01.03 Beta

Impl_1 constrs_1 write_bitstream Complete! NA NA NA NA NA 1.092 0 25 36 0.00 0 0 8/13/21 2:51 AM 00:01:00 Vivado Imple

write_bitstream Complete

Default Layout

Summary Route Status

8-1 mentation Defaults

Elapsed Strategy

1 2:50 AM 00:00:35 Vivado Synth