



VLSI DESIGN PROJECTS/INTERNSHIP

College Name

→SRM Institute of Science and Technology.

Company Name

→Vyorius.

Domain

→VLSI design.

Project topics

1. 16-Bit RISC Processor
2. Digital Design

Software used

Hardware,

Mimas A7 Mini FPGA Development Board

Mimas A7 Mini is an easy-to-use FPGA Development board featuring Artix 7 FPGA (XC7A35T – FTG256C package) with FTDI's FT2232H Dual-Channel USB device. It is an Artix-7 based replacement and upgrades of Mimas Spartan 6 FPGA Board. It is specially designed for the development and integration of FPGA based accelerated features to other designs. The USB 2.0 host


interface based on popular FT2232H offers high bandwidth data transfer and board programming without the need for any external programming adapters.

Features,

- Device: Xilinx Artix 7 FPGA (XC7A35T-1FTG256C)
 - DDR3: 2Gb DDR3 (MT41J128M16JT-125 or equivalent)
 - Built-in programming interface. No expensive JTAG adapters needed for programming the board
 - Onboard 128Mb flash memory for FPGA configuration storage and custom user data storage
 - High-Speed USB 2.0 interface for On-board flash programming. FT2232H Channel B is dedicated to JTAG Programming. Channel A can be used for custom applications
 - 100MHz CMOS oscillator
 - 8 LEDs, 1 RGB LED and 4 Push Buttons for user-defined purposes
 - FPGA configuration via JTAG and USB
 - Maximum IOs for user-defined purposes
- FPGA – 70 IOs (35 professionally length matched Differential Pairs) and two 2×6 Expansion Headers

Applications,

- Product Prototype Development
- Accelerated computing integration
- Development and testing of custom embedded processors
- Communication devices development
- Educational tool for Schools and Universities



Specifications,

Attribute	Value
Dimensions	6 × 4 × 1 in
FPGA	XC7A35T – 1FTG256C
Memory	DDR3 – 2Gb
Configuration Options	JTAG , USB
Host Interface	USB 2.0
Primary Clock Frequency	100MHz
Number Of GPIOs (Max)	70
Number Of Diff Pairs	35

Software




Icarus Verilog is a Verilog simulation and synthesis tool. It operates as a compiler, compiling source code written in Verilog (IEEE-1364) into some target format. For batch simulation, the compiler can generate an intermediate form called vvp assembly. This intermediate form is executed by the ``vvp'' command. For synthesis, the compiler generates netlists in the desired format.

The compiler proper is intended to parse and elaborate design descriptions written to the IEEE standard *IEEE Std 1364-2005*. This is a fairly large and complex standard, so it will take some time to fill all the dark alleys of the standard, but that's the goal.

Icarus Verilog is a work in progress, and since the language standard is not standing still either, it probably always will be. That is as it should be. However, I will make stable releases from time to time, and will endeavour to not retract any features that appear in these stable releases. The quick links above will show the current stable release.

The main porting target is Linux, although it works well on many similar operating systems. Various people have contributed precompiled binaries of stable releases for a variety of targets. These releases are ported by volunteers, so what binaries are available depends on who takes the time to do the packaging. Icarus Verilog has been ported to That Other Operating System, as a command line tool, and there are installers for users without compilers. You can compile it entirely with free tools, too, although there are precompiled binaries of stable releases.



Vivado Design Suite is a software suite produced by [Xilinx](#) for synthesis and analysis of [HDL](#) designs, superseding [Xilinx ISE](#) with additional features for [system on a chip](#) development and [high-level synthesis](#).[\[1\]\[2\]\[3\]\[4\]](#) Vivado represents a ground-up rewrite and re-thinking of the entire design flow (compared to ISE).[\[5\]\[6\]\[7\]](#)


Like the later versions of [ISE](#), Vivado includes the in-built logic simulator [ISIM](#).^{[\[11\]](#)} Vivado also introduces high-level synthesis, with a toolchain that converts C code into programmable logic.^{[\[14\]](#)}

Replacing the 15-year-old ISE with Vivado Design Suite took 1000 [person-years](#) and cost US\$200 million.



Tenagra is an FPGA System management tool for configuring and communicating with Numato Lab's supported FPGA modules and development platforms. This software is designed to be a single interface for managing the devices and exercising some of the available features. Currently, Tenagra supports configuring the FPGA module/board (programming) and Memory Exerciser that can transfer data between various memories on the device. This includes both external DDR Memory and Block RAM available within the FPGA device. With Tenagra, you can create multiple configuration setups with different bitstreams and settings for each device model so that switching between multiple bitstreams is a breeze. This is especially helpful during development where the device may need to be reprogrammed with various bitstreams repeatedly.

Driver for Mimas A7 Mini Module



PutTY is a free implementation of SSH (**and telnet**) for PCs running Microsoft **Windows** (it also includes an xterm terminal emulator). You will find PutTY useful if you want to access an account on a Unix or other multi-user system from a PC (for example your own or one in an internet cafe).

Things to know

What Is RISC?

A Reduced Instruction Set Computer is a type of microprocessor architecture that utilizes a small, highly-optimized set of instructions rather than the highly-specialized set of instructions typically found in other architectures. RISC is an alternative to the Complex Instruction Set Computing (CISC) architecture and is often considered the most efficient CPU architecture technology available today.

With RISC, a central processing unit (CPU) implements the processor design principle of simplified instructions that can do less but can execute more rapidly. The result is improved performance. A key RISC feature is that it allows developers to increase the register set and increase internal parallelism by increasing the number of parallel threads executed by the CPU and increasing the speed of the CPU's executing instructions. ARM, or "Advanced RISC Machine" is a specific family of instruction set architecture that's based on reduced instruction set architecture developed by Arm Ltd. Processors based on this architecture are common in smartphones, tablets, laptops, gaming consoles and desktops, as well as a growing number of other intelligent devices.

Why Is RISC Important?

RISC provides high performance per watt for battery operated devices where energy efficiency is key. A RISC processor executes one action per instruction. By taking just one cycle to complete, operation execution time is optimized.

Because the architecture uses a fixed length of instruction, it's easier to pipeline. And because it lacks complex instruction decoding logic, it supports more registers and spends less time on loading and storing values to memory.

For chip designers, RISC processors simplify the design and deployment process and provide a lower per-chip cost due to the smaller components required. Because of the reduced instruction set and simple decoding logic, less chip space is used, fewer transistors are required, and more general-purpose registers can fit into the central processing unit.



1	1	0	0	1	Jump (Register)
---	---	---	---	---	-----------------

Design Modules

1. Instruction Decoder
2. Control Unit
3. ALU
4. Registers handler
5. Program counter
6. RAM

Testing Modules

1. Top test bench
2. Instruction Decoder
3. Control Unit
4. ALU
5. Registers handler
6. Program counter
7. RAM

1. 16-Bit RISC Processor

Software to download

- Notepad++

Step 1- Write the verilog program in notepad ++ .

DESIGN CODES


Module inst_dec

```
1 //TimeScale
2 'timescale 1ns / 1ps
3
4 //Module Definition
5 module inst_dec(
6     // Inputs
7     input I_clk,
8     input I_en,
9     input [15:0] I_inst,
10    // Outputs
11    output O_aluop,
12    output [3:0] O_selA,
13    output [3:0] O_selB,
14    output [3:0] O_selD,
15    output [15:0] O_imm,
16    output O_regwe
17 );
18
19
20 endmodule
```

Verilog file length : 298 lines : 20 Ln : 17 Col : 3 Pos : 284 Windows (CR LF) UTF-8 INS

```
17 );
18 // Initial Block
19 initial begin
20
21     O_aluop <= 0;
22     O_selA <= 0;
23     O_selB <= 0;
24     O_selD <= 0;
25     O_imm <= 0;
26     O_regwe <= 0;
27
28 end
29
30 //Instruction Decoder Block
31 always@ (negedge I_clk) begin
32
33     O_aluop <= I_inst[15:11];
34
35 end
36
37
38
```

Verilog file length : 576 lines : 40 Ln : 34 Col : 9 Pos : 551 Windows (CR LF) UTF-8 INS



The screenshot shows a Notepad++ window displaying Verilog code for an instruction decoder module. The file is named `inst_dec.v`. The code implements a block of logic that decodes a 16-bit instruction word (`I_inst`) into various control signals. It includes assignments for ALU operation, register selection (A, B, D), and immediate values. It also handles REG Write Enable (WE) based on the instruction's 15:12 bits. The code is annotated with comments explaining each part.

```
27 //Instruction Decoder Block
28 always@(negedge I_clk) begin
29
30     if(I_en) begin
31         O_aluop <= I_inst[15:11];      //Opcode
32         O_selA  <= I_inst[10:8];      //REG A
33         O_selB  <= I_inst[7:5];       //REG B
34         O_selD  <= I_inst[4:2];       //REG D
35         O_imm   <= I_inst[7:0];       //Imm Data
36
37         //REG Write Enable
38         case(I_inst[15:12])
39             4'b0111: O_regwe <= 0;
40             4'b1100: O_regwe <= 0;
41             4'b1101: O_regwe <= 0;
42             default: O_regwe <= 1;
43         endcase
44     end
45 end
46
47
48 endmodule
```

Module ctrl_unit

```

P:\ADV_VLSI_PROJECTS\16-Bit_Processor\ctrl_unit.v - Notepad ++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
inst_desc.v ctrl_unit.v new1.v
1 // TimeScale
2 'timescale 1ns / 1ps
3
4 // Module Definition
5 module ctrl_unit(
6     // Inputs
7     input I_clk,
8     input I_reset,
9     // Outputs
10    output O_enfetch,
11    output O_endec,
12    output O_enrgrd,
13    output O_enalu,
14    output O_enrgwr,
15    output O_enmem
16 );
17     // Reg Declaration
18 reg [5:0] state;
19
20 initial begin
21     state <= 6'b000001;
22 end
Verilog file
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\ctrl_unit.v - Notepad ++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
inst_desc.v ctrl_unit.v new1.v
23 end
24
25 // State Select Block
26 always@(posedge I_clk) begin
27     if(I_reset)
28         state <= 6'000001;
29     else begin
30         case(state)
31             6'b000001 : state < 6'b000010;
32             6'b000010 : state < 6'b000100;
33             6'b000100 : state < 6'b001000;
34             6'b001000 : state < 6'b010000;
35             6'b010000 : state < 6'b100000;
36             default : state < 6'b000001;
37         endcase
38     end
39 end
40
41 //Assignment Enable signals
42 assign O_enfetch = state[0];
43 assign O_enfetch = state[0];
44 assign O_enfetch = state[0];

```

```

29     else begin
30         case(state)
31             6'b000001 : state < 6'b000010;
32             6'b000010 : state < 6'b000100;
33             6'b000100 : state < 6'b001000;
34             6'b001000 : state < 6'b010000;
35             6'b010000 : state < 6'b100000;
36             default : state < 6'b000001;
37         endcase
38     end
39
40
41 //Assignment Enable signals
42 assign O_enfetch = state[0];
43 assign O_endec = state[1];
44 assign O_enrgrd = state[2];
45 assign O_enalu = state[3];
46 assign O_enrgwr = state[4];
47 assign O_enmem = state[5];
48
49 endmodule
50

```

Verilog file length: 947 lines: 50 Ln: 50 Col: 1 Pos: 948 Windows (CR LF) UTF-8 INS

Module alu

```

3
4 // Module Definition
5 module alu(
6     // Inputs
7     input I_clk,
8     input I_en,
9     input [4:0] I_aluop,
10    input [15:0] I_dataA,
11    input [15:0] I_dataB,
12    input [7:0] I_imm,
13    // Outputs
14    output [15:0] O_dataResult,
15
16 );
17
18 //Reg Declaration
19 reg [17:0] int_result;
20
21 // Initial Block
22 initial begin
23     int_result <= 0;
24 end

```

Verilog file length: 378 lines: 26 Ln: 23 Col: 25 Pos: 360 Windows (CR LF) UTF-8 INS

```
*P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File Edit View Insert Project Run Tools Window Help
Init dec.v Init unity alu.v new 1
14     output [15:0] O_dataResult,
15
16 );
17
18 //Reg/wire Declaration
19 reg [17:0] int_result;
20 wire op_lsb;
21 reg [3:0] opcode;
22
23 // Parameter Declaration
24 localparam Add      = 0,
25           Sub      = 1,
26           OR       = 2,
27           AND      = 3,
28           XOR      = 4,
29           NOT      = 5,
30           Rdmem   = 6,
31           Wrmem   = 7,
32           Load     = 8,
33           Cmp      = 9,
34           SHL      = 10,
35           SHR      = 11,
```

```
Verilog file length : 936 lines : 67 Ln : 19 Col : 26 Sel : 10 | 1 Windows (CR LF) UTF-8 INS
*P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File Edit View Insert Project Run Tools Window Help
Init dec.v Init unity alu.v new 1
29           NOT      = 5,
30           Rdmem   = 6,
31           Wrmem   = 7,
32           Load     = 8,
33           Cmp      = 9,
34           SHL      = 10,
35           SHR      = 11,
36           JMPA    = 12,
37           JMPR    = 13;
38
39
40 // Initial Block
41 initial begin
42     int_result <= 0;
43 end
44
45 //Assigning values
46 assign op_lsb <= I_aluop[0];
47 assign opcode <= I_aluop[4:1];
48
49 // ALU Operations
50 always@ (negedge I_clk) begin
```

The screenshot shows a Notepad++ window with the following Verilog code:

```
43 end
44
45 //Assigning values
46 assign op_lsb <= I_aluop[0];
47 assign opcode <= I_aluop[4:1];
48
49 // ALU Operations
50 always@(posedge I_clk) begin
51
52     if(I_en) begin
53         case(opcode)
54
55             Add : begin
56                 int_result <= (op_lsb ? ($signed(I_dataA) + $signed(I_dataB)) :
57                 end
58
59             Sub : begin
60                 int_result <= (op_lsb ? ($signed(I_dataA) - $signed(I_dataB)) :
61                 end
62
63             OR : begin
64                 int_result <= I_dataA | I_dataB;
```

```
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++  
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?  
Init dec.v Init smv.v alu.v new 1  
59 Sub : begin  
60     int_result <= (op_lsb ? ($signed(I_dataA) - $signed(I_dataB)) :  
61     end  
62  
63 OR : begin  
64     int_result <= I_dataA | I_dataB;  
65     end  
66  
67 AND : begin  
68     int_result <= I_dataA & I_dataB;  
69     end  
70  
71 XOR : begin  
72     int_result <= I_dataA ^ I_dataB;  
73     end  
74  
75 NOT : begin  
76     int_result <= ~I_dataA;  
77     end  
78  
79  
80
```

```
Verilog file P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++  
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?  
Init dec.v Init smv.v alu.v new 1  
80  
81 Cmp : begin  
82     if(op_lsb) begin  
83         int_result[0] <= ($signed(I_dataA) == $signed(I_dataB)) ? 1  
84         int_result[1] <= ($signed(I_dataA) == 0) ? 1 : 0;  
85         int_result[2] <= ($signed(I_dataB) == 0) ? 1 : 0;  
86         int_result[3] <= ($signed(I_dataA) > $signed(I_dataB)) ? 1  
87         int_result[4] <= ($signed(I_dataA) < $signed(I_dataB)) ? 1  
88     end else begin  
89         int_result[0] <= (I_dataA == I_dataB) ? 1 : 0;  
90         int_result[1] <= (I_dataA == 0) ? 1 : 0;  
91         int_result[2] <= (I_dataB == 0) ? 1 : 0;  
92         int_result[3] <= (I_dataA > I_dataB) ? 1 : 0;  
93         int_result[4] <= (I_dataA < I_dataB) ? 1 : 0;  
94     end  
95 end  
96  
97 SHL : begin  
98     int_result <= I_dataA << (I_dataB[3:0]);  
99 end  
100  
101
```

```

*P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
init_decr.v dec_unary alu.v new1
97           int_result[1] <= (I_dataA == 0) ? 1 : 0;
98           int_result[2] <= (I_dataB == 0) ? 1 : 0;
99           int_result[3] <= (I_dataA > I_dataB) ? 1 : 0;
100          int_result[4] <= (I_dataA < I_dataB) ? 1 : 0;
101      end
102      O_shldBranch <= 0;
103  end
104
105  SHL : begin
106      int_result <= I_dataA << (I_dataB[3:0]);
107      O_shldBranch <= 0;
108  end
109
110  SHR : begin
111      int_result <= I_dataA >> (I_dataB[3:0]);
112      O_shldBranch <= 0;
113  end
114
115  JMPA : begin
116      int_result <= (op_lsb ? I_dataA : I_imm);
117      O_shldBranch <= 1;
118  end
119
120  JMPR : begin
121      int_result <= I_dataA;
122      O_shldBranch <= I_dataB({op_lsb , I_imm[1:0]});
123  end
124
125  endcase
126 end
127 endmodule

```

Verilog file
*P:\ADV_VLSI_PROJECTS\16-Bit_Processor\alu.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
init_decr.v dec_unary alu.v new1
105 SHL : begin
106 int_result <= I_dataA << (I_dataB[3:0]);
107 O_shldBranch <= 0;
108 end
109
110 SHR : begin
111 int_result <= I_dataA >> (I_dataB[3:0]);
112 O_shldBranch <= 0;
113 end
114
115 JMPA : begin
116 int_result <= (op_lsb ? I_dataA : I_imm);
117 O_shldBranch <= 1;
118 end
119
120 JMPR : begin
121 int_result <= I_dataA;
122 O_shldBranch <= I_dataB({op_lsb , I_imm[1:0]});
123 end
124
125 endcase
126 end
127 endmodule

PS- O_shldBranch defined at the input and also in the ALU operations for the input one as

O_shldBranch <= 0;

Module pc_unit

```

2 'timescale 1ns / 1ps
3
4 // Module Definition
5 module pc_unit(
6   // Inputs
7   input I_clk,
8   input [1:0] I_opcode,
9   input [15:0] I_pc,
10  // Outputs
11  output reg [15:0] O_pc
12 );
13
14 // Initial Block
15 initial begin
16   O_pc <= 0;
17 end
18
19 // ALU Operations
20 always@(negedge I_clk) begin
21   case(I_opcode)
22     2'b00 :
23     2'b01 :
24     2'b10 :
25
Verilog file                                         length : 392  lines : 28  Ln : 24  Col : 20  Pos : 361  Windows (CR LF)  UTF-8  INS

```



```

7   input I_clk,
8   input [1:0] I_opcode,
9   input [15:0] I_pc,
10  // Outputs
11  output reg [15:0] O_pc
12 );
13
14 // Initial Block
15 initial begin
16   O_pc <= 0;
17 end
18
19 // Program Counter State
20 always@(negedge I_clk) begin
21   case(I_opcode)
22     2'b00 : O_pc <= O_pc;
23     2'b01 : O_pc <= O_pc + 1;
24     2'b10 : O_pc <= I_pc;
25     2'b11 : O_pc <= 0;
26   endcase
27 end
28
29 endmodule

```

length : 467 lines : 29 Ln : 3 Col : 1 Pos : 37 Windows (CR LF) UTF-8 INS

Module reg_file

```
2 'timescale 1ns / 1ps
3
4 // Module Definition
5 module reg_file(
6   // Inputs
7   input I_clk,
8   input I_en,
9   input I_we,
10  input [3:0] I_selA,
11  input [3:0] I_selB,
12  input [3:0] I_selD,
13  input [3:0] I_dataD,
14  // Outputs
15  output [15:0] O_dataA,
16  output [15:0] O_dataB
17 );
18
19 // Internal Register declaration
20 reg [15:0] regs [7:0];
21
22 // Loop variable
23 integer count;
24
25 endmodule
```

Verilog file length : 401 lines : 25 Ln : 23 Col : 19 Pos : 389 Windows (CR LF) UTF-8 INS

```
23 integer count;
24
25 // Initialize registers
26 initial begin
27   O_dataA <= 0;
28   O_dataB <= 0;
29
30   for(count = 0; count < 8; count = count + 1) begin
31     regs[count] <= 0;
32   end
33
34 // Assigning correct values to OP regs
35 always@(negedge I_clk) begin
36
37   if(I_en) begin
38     if(I_we)
39       regs[I_selD] <= I_dataD;
40
41     O_dataA <= regs[I_selA];
42     O_dataB <= regs[I_selB];
43   end
44
45 endmodule
```

Verilog file length : 775 lines : 45 Ln : 37 Col : 23 Pos : 650 Windows (CR LF) UTF-8 INS

Module fake_ram

```

P:\ADV_VLSI_PROJECTS\16-Bit_Processor\fake_ram.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File Project File Explorer View Task List Log Test fake_ram.v
3
4 // Module Definition
5 module fake_ram(
6   // Inputs
7   input I_clk,
8   input I_we,
9   input [15:0] I_addr,
10  input [15:0] I_data,
11  // Outputs
12  output [15:0] O_data
13 );
14 //Memory declaration
15 reg [15:0] mem [8:0];
16
17 // Initialize registers
18 initial begin
19
20   mem[0] = 16'b1000000011111110;
21   mem[1] = 16'b1000100111101101;
22   mem[2] = 16'b0010001000100000;
23   mem[3] = 16'b1000001100000001;
24   mem[4] = 16'b1000010000000001;
25   mem[5] = 16'b0000001101110000;
26   mem[6] = 16'b11000000000000101;

```

Verilog file length : 817 lines : 43 Ln : 14 Col : 24 Pos : 226 Windows (CR LF) UTF-8 INS

```

P:\ADV_VLSI_PROJECTS\16-Bit_Processor\fake_ram.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File Project File Explorer View Task List Log Test fake_ram.v
21   mem[1] = 16'b1000100111101101;
22   mem[2] = 16'b0010001000100000;
23   mem[3] = 16'b1000001100000001;
24   mem[4] = 16'b1000010000000001;
25   mem[5] = 16'b0000001101110000;
26   mem[6] = 16'b11000000000000101;
27   mem[7] = 0;
28   mem[8] = 0;
29
30   O_data = 16'b0000000000000000;
31 end
32
33 // RAM Operation
34 always@(negedge I_clk) begin
35
36   if(I_we) begin
37     mem[I_addr[15:0]] <= I_data;
38   end
39   O_data <= mem[I_addr[15:0]];
40
41 end
42
43 endmodule

```

Verilog file length : 817 lines : 43 Ln : 28 Col : 13 Pos : 598 Windows (CR LF) UTF-8 INS

TESTING CODES

Module decoder unit_test

```
PAADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\decoder_unittest.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File New Open Recent File Explorer Find Replace Go Tools Help
1 // TimeScale
2 'timescale 1ns / 1ps
3
4 // Module Definition
5 module decoder_unittest();
6     // Variable declaration
7     //Regs
8     reg I_Clk;
9     reg I_En;
10    reg [15:0] I_Inst;
11    //Wires
12    wire [4:0] O_Aluop;
13    wire [3:0] O_SelA;
14    wire [3:0] O_SelB;
15    wire [3:0] O_SelD;
16    wire [15:0] O_Imm;
17    wire O_Regwe;
18
19 inst_dec(
20     // Inputs
21     I_Clk,
22     I_En,
23     I_Inst,
24     // Outputs
```

Verilog file length : 667 lines : 51 Ln : 8 Col : 15 Pos : 136 Windows (CR LF) UTF-8 INS

Module regfile unit test

```
PAADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\regfile_unittest.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File New Open Recent File Explorer Find Replace Go Tools Help
3
4 // Module Definition
5 module regfile_unittest();
6     // Variable declaration
7     //Regs
8     reg I_clk;
9     reg I_dataD;
10    reg I_en;
11    reg I_selA;
12    reg I_selB;
13    reg I_selD;
14    reg I_we;
15
16
17
18
19 reg_file(
20     // Inputs
21     I_clk,
22     I_en,
23     I_we,
24     I_selA,
25     I_selB,
26     I_selD,
```

Verilog file length : 365 lines : 34 Ln : 14 Col : 14 Pos : 216 Windows (CR LF) UTF-8 INS

```

12      reg I_selB;
13      reg I_selD;
14      reg I_we;
15      //Wires
16      wire O_dataA;
17      wire O_dataB;
18
19 -reg_file(
20     // Inputs
21     I_clk,
22     I_en,
23     I_we,
24     I_selA,
25     I_selB,
26     I_selD,
27     I_dataD,
28     // Outputs
29     O_dataA,
30     O_dataB
31 );
32
33
34
35
Verilog file                                         length : 407  lines : 37  Ln : 34  Col : 1  Pos : 393  Windows (CR LF)  UTF-8  INS



```

29 O_dataA,
30 O_dataB
31);
32
33 /* Testing Process for reference
34 * 1) Read r0 and r1, write 0xFFFF to r0
35 * 2) Ensure 0xFFFF appears on data out line, write 0x2222 to r2
36 * 3) Write 0x3333 to r2, testing multiple writes to same location
37 * 4) Set up as tho writing 0xFEED to r0 but dont enable the I_we
38 * 5) Write 0x4444 to r4, ensure 0xFEED was not written to r0
39 * 6) After waiting multiple clock cycles, read r4 on both output A and B
40 */
41
42 initial begin
43 //Reset all Inputs
44 I_clk = 1'b0;
45 I_dataD = 0;
46 I_en = 0;
47 I_selA = 0;
48 I_selB = 0;
49 I_selD = 0;
50 I_we = 0;
51
52 //Start Test

```


Verilog file                                         length : 1,108  lines : 63  Ln : 34  Col : 6  Pos : 432  Windows (CR LF)  UTF-8  INS

```

```

41
42     initial begin
43         //Reset all Inputs
44         I_clk = 1'b0;
45         I_dataD = 0;
46         I_en = 0;
47         I_selA = 0;
48         I_selB = 0;
49         I_selD = 0;
50         I_we = 0;
51
52         //Start Test
53         //Time = 7
54         #7
55         I_en = 1'b1;
56
57         I_selA = 3'b000;
58         I_selB = 3'b001;
59         I_selD = 3'b000;
60
61         I_dataD = 16'hFFFF;
62         I_we = 1'b1;
63
64     end

```

Verilog file length : 1,175 lines : 69 Ln : 53 Col : 19 Pos : 1,017 Windows (CR LF) UTF-8 INS


```

61         I_dataD = 16'hFFFF;
62         I_we = 1'b1;
63
64         //Time = 17
65         #10;
66         I_we = 1'b0;
67         I_selD = 3'b010;
68         I_dataD = 16'h2222;
69
70         //Time = 27
71         #10;
72         I_we = 1;
73
74         //Time = 37
75         #10;
76         I_dataD = 16'h3333;
77
78         //Time = 47
79         #10;
80         I_we = 0;
81         I_selD = 3'b000;
82         I_dataD = 16'hFEED;
83
84     end

```

Verilog file length : 1,431 lines : 88 Ln : 82 Col : 28 Pos : 1,405 Windows (CR LF) UTF-8 INS

```

P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\regfile_unittest.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File name: regfile_unittest.v [Untitled] 1 decoder_unittest.v regfile_unittest.v
78 //Time = 47
79 #10;
80 I_we = 0;
81 I_selD = 3'b000;
82 I_dataD = 16'hFEED;
83
84 //Time = 57
85 #10;
86 I_selD = 3'b100;
87 I_dataD = 16'h4444;
88
89 //Time = 67
90 #10;
91 I_we = 1;
92
93 //Time = 117
94 #50;
95 I_selA = 3'b100;
96 I_selB = 3'b100;
97
98 end
99
100 //Clock |
101 always begin
Verilog file length : 1,669 lines : 108 Ln : 100 Col : 13 Pos : 1,606 Windows (CR LF) UTF-8 INS
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\regfile_unittest.v - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
File name: regfile_unittest.v [Untitled] 1 decoder_unittest.v regfile_unittest.v
86 I_selD = 3'b100;
87 I_dataD = 16'h4444;
88
89 //Time = 67
90 #10;
91 I_we = 1;
92
93 //Time = 117
94 #50;
95 I_selA = 3'b100;
96 I_selB = 3'b100;
97
98 end
99
100 //Clock generation
101 always begin
102     #5;
103     I_Clk = ~I_Clk;
104 end
105
106
107
108 endmodule
Verilog file length : 1,679 lines : 108 Ln : 99 Col : 1 Pos : 1,595 Windows (CR LF) UTF-8 INS

```

Module regfile main_test

```
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\main_test.v - Notepad++  
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?  
File New Open Recent Log Editor Help My Way Colors Style View Underline Decoder Underline Register Underline main_test.v  
4 // Module Definition  
5 module main_test();  
6     // Variable declaration  
7     //Regs  
8     reg clk;  
9     reg reset;  
10    reg we = 0;  
11    reg [15:0] dataI = 0;  
12    //Wire  
13    wire [2:0] selA;  
14    wire [2:0] selB;  
15    wire [2:0] selD;  
16    wire [15:0] dataA;  
17    wire [15:0] dataB;  
18    wire [15:0] dataD;  
19    wire [4:0] aluop;  
20    wire [7:0] imm;  
21    wire [15:0] dataO;  
22    wire [1:0] opcode;  
23    wire [15:0] pcO;  
24  
25    wire shldBranch;  
26    wire enfetch;  
27    wire enalu;  
28  
29  
30  
31  
32  
33  
34    assign opcode = (reset) ? 2'b11 : ((shldBranch) ? 2'b10 : ((we) ? 2'b01 : 2'b00));  
35  
36 //Instantiations  
37 reg_file main_reg(  
38     // Inputs  
39     clk,  
40     en,  
41     we,  
42     selA,  
43     selB,  
44     selD,  
45     dataD,  
46  
Verilog file length : 1,209 lines : 110 Ln : 63 Col : 14 Pos : 805 Windows (CR LF) UTF-8 INS
```

```
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\main_test.v - Notepad++  
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?  
File New Open Recent Log Editor Help My Way Colors Style View Underline Decoder Underline Register Underline main_test.v  
22    wire [1:0] opcode;  
23    wire [15:0] pcO;  
24  
25    wire shldBranch;  
26    wire enfetch;  
27    wire enalu;  
28    wire endec;  
29    wire enmem;  
30    wire enrgrd;  
31    wire engrwr;  
32  
33 //Assignments  
34    assign opcode = (reset) ? 2'b11 : ((shldBranch) ? 2'b10 : ((we) ? 2'b01 : 2'b00));  
35  
36 //Instantiations  
37 reg_file main_reg(  
38     // Inputs  
39     clk,  
40     en,  
41     we,  
42     selA,  
43     selB,  
44     selD,  
45     dataD,  
46  
Verilog file length : 1,311 lines : 113 Ln : 28 Col : 16 Pos : 471 Windows (CR LF) UTF-8 INS
```

```

32 //Instantiations
33 reg_file main_reg(
34   // Inputs
35   clk,
36   en,
37   we,
38   selA,
39   selB,
40   selD,
41   dataD,
42 );
Verilog file length : 1,209 lines : 110 Ln : 25 Col : 20 Sel : 10 | 1 Windows (CR LF) UTF-8 INS
43 reg_file main_reg(
44   // Inputs
45   clk,
46   en,
47   we,
48   selA,
49   selB,
50   selD,
51   dataD,
52   // Outputs
53   dataA,
54   dataB
55 );
56 );
57 inst dec main_inst(
58   // Inputs
59   clk,
60   en,
61   inst,
62   // Outputs
63   aluop,
64   selA,
65   selB,
66   selD,
67 );
68 );
69 inst_dec main_inst(
70   // Inputs
71   clk,
72   en,
73   inst,
74   // Outputs
75   aluop,
76   selA,
77   selB,
78   selD,
79   imm,
80   regwe
81 );
82 );
83 alu main_alu(
84   // Inputs
85
86 );
87 
```

Verilog file length : 1,261 lines : 113 Ln : 34 Col : 34 Pos : 565 Windows (CR LF) UTF-8 INS


The screenshot shows a Notepad++ window displaying Verilog code for a 16-bit processor test bench. The code includes declarations for imm, regwe, alu, main_ctrl, and ctrl_unit modules. The alu module has inputs clk, en, aluop, imm, and dataB, and outputs dataResult and shldBranch. The main_ctrl module has inputs clk, reset, and outputs enfetech and endec. The ctrl_unit module has inputs clk and outputs main_alu and main_ctrl. The main_testv module contains instantiation statements for these components.

```
61 imm,  
62 regwe  
63 );  
64  
65 alu main_alu(  
66 // Inputs  
67 clk,  
68 en,  
69 aluop,  
70 ,  
71 dataB,  
72 imm,  
73 // Outputs  
74 dataResult,  
75 shldBranch  
76 );  
77  
78 ctrl_unit main_ctrl(  
79 // Inputs  
80 clk,  
81 reset,  
82 // Outputs  
83 enfetech,  
84 endec,  
85  
Verilog file length: 1,292 lines: 113 Ln: 34 Col: 67 Pos: 598 Windows (CR LF) UTF-8 INS
```

```

P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\main_testv - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
file open file save file print file find file replace file search file search next file search previous file file copy file cut file paste file delete file select all file clear selection file properties file exit
file open file save file print file find file replace file search file search next file search previous file file copy file cut file paste file delete file select all file clear selection file properties file exit
54 `ctrl unit main_ctrl(
55     // Inputs
56     I_clk,
57     I_reset,
58     // Outputs
59     O_enfetch,
60     O_endec,
61     O_enrgrd,
62     O_enalu,
63     O_enrgwr,
64     O_enmem
65 );
66
67 `pc_unit pc_main(
68     // Inputs
69     I_clk,
70     I_opcode,
71     I_pc,
72     // Outputs
73     O_pc
74 );
75
76
77 Verilog file length : 798 lines : 78 Ln : 76 Col : 1 Pos : 785 Windows (CR LF) UTF-8 INS
P:\ADV_VLSI_PROJECTS\16-Bit_Processor\Test_bench\main_testv - Notepad++
File Edit Search View Encoding Language Settings Tools Macro Run Plugins Window ?
file open file save file print file find file replace file search file search next file search previous file file copy file cut file paste file delete file select all file clear selection file properties file exit
file open file save file print file find file replace file search file search next file search previous file file copy file cut file paste file delete file select all file clear selection file properties file exit
71 `pc_unit pc_main(
72     // Inputs
73     clk,
74     opcode,
75     pc,
76     // Outputs
77     pc
78 );
79
80 `fake_ram main_ram(
81     // Inputs
82     clk,
83     we,
84     addr,
85     data,
86     // Outputs
87     data
88 );
89
90
91
92
93 endmodule
Verilog file length : 875 lines : 93 Ln : 10 Col : 11 Sel : 2|1 Windows (CR LF) UTF-8 INS

```



```

103     addr,
104     dataI,
105     // Outputs
106     dataO
107   );
108
109   initial begin
110     clk = 0;
111     reset = 1;
112     #20
113     reset = 0;
114   end
115
116   //Clock generation
117   always begin
118     #5;
119     I_Clk = ~I_Clk;
120   end
121
122
123
124
125
126 endmodule


```

Verilog file length : 1,452 lines : 126 Ln : 69 Col : 11 Pos : 929 Windows (CR LF) UTF-8 INS


Time to simulate!

Create a project with a name.

Chose the board, Mimas_A7_Mini



Import all the verilog files



After successfully compiling the errors, run Behavioral simulation model of our instruction decoder.

16_bit_processor - [P:/ADV_VLSI_PROJECTS/16-Bit_Processor/16_bit_processor.xpr] - Vivado 2017.2

File Edit Flow Tools Window View Help Quick Access

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Vivado Simulator

PROJECT MANAGER - 16_bit_processor

Sources

Simulation Sources (3)

- sim_1 (3)
 - decoder_unittests (decoder_unittestv) (1)
 - inst_unit : inst_dec (inst_decv)
 - main_test (main_testv) (6)
 - regfile_unittest (regfile_unittestv) (1)

Hierarchy Libraries Compile Order

Source File Properties

decoder_unittestv

Enabled

Run Behavioral Simulation

Run Post-Synthesis Functional Simulation

Run Post-Synthesis Timing Simulation

Run Post-Implementation Functional Simulation

Run Post-Implementation Timing Simulation

X Log Reports Design Runs

There are no messages to display.

16_bit_processor - [P:/ADV_VLSI_PROJECTS/16-Bit_Processor/16_bit_processor.xpr] - Vivado 2017.2

File Edit Flow Tools Window Layout View Run Help Quick Access

Flow Navigator

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

SIMULATION - Behavioral Simulation - Functional - sim_1 - regfile_unittest

Scope

Objects

Name	Value
i_L_clk	0
o_L_dataO[15:0]	ffff
i_L_en	1
o_L_selA[2:0]	0
o_L_selB[2:0]	1
o_L_selD[2:0]	0
i_L_we	1
o_M_dataA[15:0]	0000
o_M_dataB[15:0]	0000
o_M_dataD[15:0]	0000.0000
o_M_regA[7:0][15:0]	0000.0000
o_M_regD[7:0][15:0]	0000.0000
o_M_LselD[2:0]	0

10.000 ns

Td Console Messages Log

Give Times: EST ns

Run the main test bench simulation

