UC1854A





ADVANCED HIGH-POWER FACTOR PREREGULATOR

FEATURES

- Controls Boost PWM to Near-Unity Power Factor
- Limits Line Current Distortion To <3%
- World-Wide Operation Without Switches
- Accurate Power Limiting
- Fixed-Frequency Average Current-Mode Control
- High Bandwidth (5 MHz), Low-Offset Current Amplifier
- Integrated Current- and Voltage-Amplifier Output Clamps
- Multiplier Improvements: Linearity, 500 mV V_{AC}
 Offset (Eliminates External Resistor), 0 V to
 5 V Multout Common-Mode Range
- V_{REF} GOOD Comparator
- Faster and Improved Accuracy ENABLE Comparator
- UVLO Options (16 V/10 V or 10.5 V/10 V)
- 300-μA Start-Up Supply Current


DESCRIPTION

The UC3854A/B products are pin compatible enhanced versions of the UC3854. Like the UC3854, these products provide all of the functions necessary for active power factor corrected preregulators. The controller achieves near unity power factor by shaping the ac input line current waveform to correspond to the ac input line voltage. To do this the UC3854A/B uses average current mode control. Average current mode control maintains stable, low distortion sinusoidal line current without the need for slope compensation, unlike peak current mode control.

A 1%, 7.5-V reference, fixed frequency oscillator, PWM, voltage amplifierwith soft-start, line voltage feedforward (V_{RMS} squarer), input supply voltage clamp, and over current comparator round out the lilst of feataures.

Available in the 16-pin N (PDIP), DW (SOIC Wide), and J (CDIP) and 20-pin Q (PLCC) package. See Ordering Information table for availability by temperature range.

BLOCK DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION (CONTINUED)

The UC3854A/B products improve upon the UC3854 by offering a wide bandwidth, low offset current amplifier, a faster responding and improved accuracy enable comparator, a VREF GOOD comparator, UVLO threshold options (16 V/10 V for offline, 10.5 V/10 V for startup from an auxiliary 12-V regulator), lower startup supply current, and an enhanced multiply/divide circuit. New features like the amplifier output clamps, improved amplifier current sinking capability, and low offset VAC pin reduce the external component count while improving performance. Improved common mode input range of the multiplier output/current amplifier input allow the designer greater flexibility in choosing amethod for current sensing. Unlike its predecessor, R_{SET} controls only oscillator charging current and has no effect on clamping the maximum multiplier output current. This current is now clamped to a maximum of $2\times I_{\text{AC}}$ at all times which simplifies the design process and provides foldback power limiting during brownout and extreme low line conditions.

ORDERING INFORMATION


	UVLO	UVLO		PART NUMBERS						
T _A	TURN-ON (V)	TURN-OFF (V)	CDIP-16 (V)	PDIP-16 (N)	SOIC-16 (DW)	PLCC-20 (Q)				
FF9C to 12F9C	16	10	_	_	_	_				
–55°C to 125°C	10.5	10	UC1854BJ	_	_	_				
400C to 050C	16	10	UC2854AJ	UC2854AN	UC2854ADW	UC2854AQ				
–40°C to 85°C	10.5	10	UC2854BJ	UC2854BN	UC2854BDW	UC2854BQ				
000 to 7000	16	10	_	UC2854AN	UC2854ADW	_				
0°C to 70°C	10.5	10	_	UC2854BN	UC2854BDW	_				

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)(1)

			UCX854A, UCX854B	UNIT	
V _{CC}	Supply voltage		22	V	
	GTDRV current	Continuous	0.5	۸	
IGTDRV	GIDRY current	50% duty cycle	1.5	A	
	Innut voltogo	VSENSE, VRMS, ISENSE MOUT	11	V	
	Input voltage	PKLMT	5	V	
	Input current	RSET, IAC, PKLMT, ENA	10	mA	
	Power dissipation		1	W	
TJ	Junction temperatu	re	-55 to 150		
T _{stg}	Storage temperatur	е	-65 to 150	°C	
T _{sol}	Lead temperataure,	1,6 mm (1/16 inch) from case for 10 seconds	300		

⁽¹⁾ Stresses beyond those listed under absolutemaximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periodsmayaffect device reliability. All voltages arewith respect to GND. Currents are positive into and negative out of, the specified terminal. ENA input is internally clamped to approximately 10 V.





RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage		10	20	V
		UC1854X	-55	125	
T_{J}	Operating junction temperature	UC2854X	-40	85	°C
		UC3854X	0	70	

THERMAL RESISTANCE

	PACKAGED DEVICES								
RESISTANCES	CDIP-16 (J)	PDIP-16 (N)	SOP-16 (DW)	PLCC-20 (Q)					
θ _{JC} (°C/W)	28 ⁽¹⁾	45	27	34					
θ _{JA} (°C/W)	80–120	90 ⁽²⁾	50-130 ⁽²⁾	43–75 ⁽²⁾					

⁽¹⁾ θ_{JC} data values stated are derived from MIL-STD-1835B which states gthe baseline values shown are worst case (mean +2s) for a 60 imes 60 mil microcircuit device silicon die and applicable for devices with die sizes up to 14,400 square mils. For device die sizes greater than 14,400 square mils use the following values, dual-in-line, 11°C/W; flat pack and pin grid array, 10°C/W.are at the end of each trace.

⁽²⁾ θ_{JA} (junction-to-ambient) applies to devices mounted to five square inch FR4 PC board with one ounce copper where noted. When resitance range is given, lower values are for five square inch aluminum PC board. Test PWB is 0.062 inches thick and typically uses 0,635 mm trace widths for power packages and 1,3 mm trace widths for non-power packages with a 100 × 100 mil probe land are at the end of each trace.



ELECTRICAL CHARACTERISTICS

 $V_{CC}=18~V,~R_T=8.2~k\Omega,~C_T=1.5~nF,~V_{PKLMT}=1~V,~V_{VRMS}=1.5~V,~I_{IAC}=100~\mu\text{A},~I_{ISENSE}=0~V,~V_{CAO}=3.5~V,~V_{VAO}=5~V,~V_{VSENSE}=3~V,~-40^{\circ}C<T_A<85^{\circ}C~for~the~UC2854A~and~UC2854B,~and~0^{\circ}C<T_A<70^{\circ}C~for~the~UC3854A~and~UC3854B,~and~T_A=T_J~(unless~otherwise~noted)$

	PARAMETER	TEST CO	ONDITIONS	MIN	TYP	MAX	UNIT
OVERA	LL						
	Supply current, off	$CAO = 0 V,$ $V_{CC} = V_{UVLO} - 0.3 V$	VAO = 0 V,		250	400	μΑ
	Supply current, on				12	18	mA
	\/ turn on threehold voltage	UCx854A		15.0	16.0	17.5	
	V _{CC} turn-on threshold voltage	UCx854B		8.0	10.5	11.2	
	V turn off through all coalts are	UCx854A		9	10	12	
	V _{CC} turn-off threshold voltage	UCx854B		7.8	10.3	11.0	V
	V hustanasia	UCx854A		5	6	7	
	V _{CC} hysteresis	UCx854B		0.10	0.22	0.50	
	V _{CC} clamp	$I_{VCC} = I_{VCC(on)} + 5 \text{ mA}$	1	18	20	22	
VOLTA	GE AMPLIFIER						
	Input voltage			2.9	3.0	3.1	V
	V _{SENSE} bias current			-500	—25	500	nA
	Open loop gain	2 V ≤ V _{OUT} ≤ 5 V		70	100		dB
V _{OH}	High-level output voltage	$I_{LOAD} = -500 \mu\text{A}$			6		
V _{OL}	Low-level output voltage	I _{LOAD} = 500 μA			0.3	0.5	V
I _{SC}	Output short-circuit current	V _{OUT} = 0 V			1.5	3.5	mA
	Gain bandwidth product ⁽¹⁾	f _{IN} = 100 kHz,	10 mVp-p		1		MHz
CURRE	NT AMPLIFIER		-				
	hand affect well-	$V_{CM} = 0 V$,	$T_A = 25^{\circ}C$	-4		0	
	Input offset voltage	$V_{CM} = 0 V$,	Overtemperature	-5.5		0	mV
I _{SENSE}	Input bias current	V _{CM} = 0 V		-500		500	nA
	Open loop gain	2 V ≤ V _{OUT} = 6 V		80	110		dB
V _{OH}	High-level output voltage	$I_{LOAD} = -500 \mu A$			8		
V _{OL}	Low-level output voltage	$I_{LOAD} = 500 \mu\text{A}$			0.3	0.5	V
I _{SC}	Output short-circuit current	V _{OUT} = 0 V			1.5	3.5	mA
CMRR	Common mode rejection range			-0.3		5.0	V
	Gain bandwidth product ⁽¹⁾	f _{IN} = 100 kHz,	10 mVp-p	3	5		MHz
REFERI	ENCE		-				
	Outroot colleges	$I_{REF} = 0 \text{ mA},$	$T_A = 25^{\circ}C$	7.4	7.5	7.6	
	Output voltage	I _{REF} = 0 mA	7.35	7.50	7.65	V	
	Load regulation	1 mA ≤ I _{REF} ≤ 10 mA		0	8	20	
	Line regulation	12 V ≤ V _{CC} ≤ 18 V		0	14	25	mV
I _{SC}	Short circuit current	V _{REF} = 0 V		25	35	60	mA

⁽¹⁾ Ensured by design. Not production tested.



ELECTRICAL CHARACTERISTICS (Continued)

 $V_{CC}=18~V,~R_T=8.2~k\Omega,~C_T=1.5~nF,~V_{PKLMT}=1~V,~V_{VRMS}=1.5~V,~I_{IAC}=100~\mu\text{A},~I_{ISENSE}=0~V,~V_{CAO}=3.5~V,~V_{VAO}=5~V,~V_{VSENSE}=3~V,~-40^{\circ}C<T_A<85^{\circ}C~for~the~UC2854A~and~UC2854B,~and~0^{\circ}C<T_A<70^{\circ}C~for~the~UC3854A~and~UC3854B,~and~T_A=T_J~(unless~otherwise~noted)$

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
OSCIL	LATOR			1		•	
	Initial accuracy	T _A = 25°C		85	100	115	kHz
	Voltage stability	12 V ≤ V _{CC} ≤ 18 V			1%		
	Total variation	Line, temperature		80		120	kHz
	Ramp amplitude (peak-to-peak)			4.9		5.9	V
	Ramp valley voltage			0.8		1.3	V
ENABL	E/SOFT-START/CURRENT LIMIT	<u>"</u>				'	
	Enable threshold voltage			2.35	2.55	2.80	V
	Enaable hysteresis	V _{FAULT} = 2.5 V			500	600	mV
	Enable input bias current	V _{ENA} = 0 V			-2	-5	μΑ
	Propagation delay to disable time ⁽¹⁾	Enable overdrive =	= 100 mV		300		ns
	Soft-start charge current	V _{SS} = 2.5 V		10	14	24	μΑ
	Peak limit offset voltage			-15		15	mV
	Peak limit offset current	V _{PKLMIT} = -0.1 V		-200	-100		μΑ
	Peak limit propagation delay time ⁽¹⁾				150		ns
MULTI	PLIER						
	Output current, I _A limited	I_{AC} = 100 μA, R_{SET} = 10 kΩ	$V_{RMS} = 1 V$,	-220	-200	-170	μΑ
	Output current, zero	$I_{AC} = 0 \mu A$,	$R_{SET} = 10 \text{ k}\Omega$	-2.0	-0.2	2.0	μΑ
	Output current, power limited	V _{RMS} = 1.5 V	Va = 6 V	-230	-200	-170	μΑ
		V _{RMS} = 1.5 V	Va = 2 V		-22		
	Output summer	V _{RMS} = 1.5 V	Va = 5 V		-156		^
	Output current	$V_{RMS} = 5 V$	Va = 2 V		-2		μΑ
		$V_{RMS} = 5 V$	Va = 5 V		-14		
	Gain constant ⁽²⁾	V _{RMS} = 1.5 V	Va = 6 V, T _A = 25°C	-1.1	-1.0	-0.9	A/A
GATE	DRIVER						
V _{OH}	High-level output voltage	$I_{OUT} = -200 \text{ mA},$	V _{CC} = 15 V	12.0	12.8		V
V _{OL}	Low-level output voltage	I _{OUT} = 200 mA			1.0	2.2	V
		I _{OUT} = 10 mA			300	500	mV
	Low-level UVLO voltage	$I_{OUT} = 50 \text{ mA},$	V _{CC} = 0 V		0.9	1.5	V
	Output rise time ⁽¹⁾	C _{LOAD} = 1 nF			35		ns
	Output fall time ⁽¹⁾	C _{LOAD} = 1 nF			35		ns
	Output peak current ⁽¹⁾	C _{LOAD} = 10 nF			1.0		Α

(1) Ensured by design. Not production tested.


$$(K) = \frac{I_{IAC} \times (V_{VAO} - 1.5V)}{\left[(V_{VRMS})^2 \times I_{MOUT} \right]}$$


(2) Gain constant.




PACKAGE DESCRIPTION

J, N and DW PACKAGES (TOP VIEW)









TERMINAL FUNCTIONS

TE	RMINAL			
NAME	PACKA	GES	I/O	DESCRIPTION
NAIVIE	J/N/DW	Q/L		
CAO	3	4	0	Output of the wide bandwidth current amplifier and one of the inputs to the PWM duty-cycle comparator. The output signal generated by this amplifier commands the PWM to force the correct input current. The output can swing from 0.1 V to 7.5 V.
CT	14	18	I	Capacitor from CT to GND sets the PWM oscillator frequency.
ENA	10	13	I	A nominal voltage above 2.65 V on this pin allows the device to begin operating. Once operating, the device shuts off if this pin goes below 2.15 V nominal.
GND	1	2	_	All bypass and timing capacitors connected to GND should have leads as short and direct as possible. All voltages are measured with respect GND.
GTDRV	16	20	0	Output of the PWM is a 1.5-A peak totem-pole MOSFET gate driver on GTDRV. Use a series gate resistor of at least 5 Ω to prevent interaction between the gate impedance and the GTDRV output driver that might cause the GTDRV output to overshoot excessively. Some overshoot of the GTDRV output is always expected when driving a capacitive load.
IAC	6	8	I	Current input to the multiplier, proportional to the instantaneous line voltage. This input to the analog multiplier is a current. The multiplier is tailored for very low distortion from this current input (IAC) to MOUT, so this is the only multiplier input that should be used for sensing instantaneous line voltage.
ISENSE	4	5	I	Switch current sensing input. This is the inverting input to the current amplifier. This input and the non-inverting input MOUT remain functional down to and below GND. Care should be taken to avoid taking these inputs below –0.5 V, because they are protected with diodes to GND.
MOUT	5	7	I/O	Multiplier output and current sense plus. The output of the analog multiplier and the non-inverting input of the current amplifier are connected together at MOUT. The cautions about taking ISENSE below -0.5 V also apply to MOUT. As the multiplier output is a current, this is a high-impedance input similar to I_{SENSE} , so the current amplifier can be configured as a differential amplifier to reject GND noise. $I_{MOUT} \le 2 \times I_{AC}$
PKLMT	2	3	I	Peak limit. The threshold for PKLMT is 0.0 V. Connect this input to the negative voltage on the current sense resistor. Use a resistor to REF to offset the negative current sense signal up to GND
RSET	12	15	I	Oscillator charging current and multiplier limit set. A resistor from RSET to ground programs oscillator charging current.
SS	13	17	I	Soft-start. SS remains at GND as long as the device is disabled or V_{CC} is too low. SS pulls up to over 3 V by an internal 14- μ A current source when both V_{CC} becomes valid and the device is enabled. SS acts as the reference input to the voltage amplifier if SS is below VREF. With a large capacitor from SS to GND, the reference to the voltage regulating amplifier rises slowly, and increase the PWM duty cycle slowly. In the event of a disable command or a supply dropout, SS will quickly discharge to ground and disable the PWM.
VAO	7	9	I	Voltage amplifier output
VCC	15	19	I	Positive supply rail
VREF	9	12	0	Used to set the peak limit point and as an internal reference for various device functions. This voltage must be present for the device to operate.
VRMS	8	10	I	One of the inputs into the multiplier. This pin provides the input RMS voltage to the multiplier circuitry.
VSENSE	11	14	ı	This pin provides the feedback from the output. This input goes into the voltage error amplifier and the output of the error amplifier is another of the inputs into the multiplier circuit.

FUNCTIONAL DESCRIPTION

The UC3854A and UC3854B family of products are designed as pin compatible upgrades to the industry standard UC3854 active power factor correction circuits. The circuit enhancements allow the user to eliminate in most cases several external components currently required to successfully apply the UC3854. In addition, linearity improvements to the multiply, square and divide circuitry optimizes overall system performance. Detailed descriptions of the circuit enhancements are provided below. For in-depth design applications reference data refer to the application notes, UC3854 Controlled Power Factor Correction Circuit Design (SLUA144) and UC3854A and UC3854B Advanced Power Factor Correction Control ICs (SLUA177).

Multiply/Square and Divide

The UC3854A/B multiplier design maintains the same gain constant $K = \frac{1}{V}$ as the UC3854. The relationship between the inputs and output current is given as:

$$I_{MOUT} = I_{LAC} \times \frac{\left(V_{VAO} - 1.5V\right)}{K \times \left(V_{VRMS}\right)^2} \tag{1}$$

This is nearly the same as the UC3854, but circuit differences have improved the performance and application.

The first difference is with the IAC input. The UC3854A/B regulated this pin voltage to the nominal 500 mV over the full operating temperature range, rather than the 6.0 V used on the UC3854. The low offset voltage eliminates the need for a line zero crossing compensating resistor to VREF from IAC that UC3854 designs require. The maximum current at high line into IAC should be limited to 250 μ A for best performance.


Therefore, if $V_{VAC(max)} = 270 \text{ V}$,

$$R_{LAC} = \frac{270 \times 1.414}{250 \,\mu A} = 1.53 M\Omega \tag{2}$$

The V_{RMS} pin linear operating range is improved with the UC3854A/B as well. The input range for VRMS extends from 0 V to 5.5 V. Since the UC3854A squaring circuit employs an analog multiplier, rather than a linear approximation, accuracy is improved, and discontinuities are eliminated. The external divider network connected to VRMS should produce 1.5 V at low line (85 VAC). This puts 4.77 V on VRMS at high line (270 VAC) which is well within its operating range.

The voltage amplifier output forms the third input to the multiplier and is internally clamped to 6.0 V. This eliminated an external zener clamp often used in UC3854 designs. The offset voltage at this input to the multiplier has been raised on the UC3854A/B to 1.5 V.

The multiplier output pin, which is also common to the current amplifier non-inverting input, has a -0.3 V to 5.0 V output range, compared to the -0.3 V to 2.5 V range of the UC3854. This improvement allows the UC3854A/B to be used in applications where the current sense signal amplitude is very large.





Voltage Amplifier

The UC3854A/B voltage amplifier design is essentially similar to the UC3854 with two exceptions. The first is with the internal connection. The lower voltage reduces the amount of charge on the compensation capacitors, which provides improved recovery form large signal events, such as line dropouts, or power interruption. It also minimizes the dc current flowing through the feedback. The output of the voltage amplifier is also changed. In addition to a 6.0-V temperature compensated clamp, the output short circuit current has been lowered to 2 mA typical, and an active pull down has replaced the passive pull down of the UC3854.

Current Amplifier

The current amplifier for an average current PFC controller needs a low offset voltage in order to minimize ac line current distortion. With this in mind, the UC3854A/B current amplifier has improved the input offset voltage from ±4 mV to 0 V to ±3 mV. The negative offset of the UC3854A/B assures that the PWM circuit will not drive the MOSFET is the current command is zero (both current amplifier inputs zero.) Previous designs required an external offset cancellation network to implement this key feature. The bandwidth of the current amplifier has been improved as well to 5 MHz typical. While this is not generally an issue at 50 Hz or 60 Hz inputs, it is essential for 400 Hz input avionics applications.


Miscellaneous

Several other important enhancements have been implemented in the UC3854A/B. AV_{CC} supply voltage clamp at 20 V allows the controller to be current fed if desired. The lower startup supply current (250 μ A typical), substantially reduces the power requirements of an offline startup resistor. The 10.5 V/10 V UVLO option (UC3854B) enables the controller to be powered off of an auxiliary 12-V supply.

The VREF GOOD comparator assures that the MOSFET driver output remains low if the supply of the 7.5 V reference are not yet up. This improvement eliminates the need for external Schottky diodes on the PKLMT and Mult Out pins that some UC3854 designs require. The propagation delay of the disable feature has been improved to 300 ns typical. This delay was proportional to the size of the VREF capacitor on the UC3854, and is typically several orders of magnitude slower.




TYPICAL CHARACTERISTICS





TYPICAL CHARACTERISTICS (continued)






Figure 6.






Figure 7.





14-Jul-2018

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9326102MEA	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9326102ME A	Samples
										UC1854BJ/883B	
UC1854BJ	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	UC1854BJ	Samples
UC1854BJ883B	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9326102ME A	Samples
										UC1854BJ/883B	
UC2854ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854ADW	Samples
UC2854ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854ADW	Samples
UC2854ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854ADW	Samples
UC2854AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2854AN	Samples
UC2854ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2854AN	Samples
UC2854BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854BDW	Samples
UC2854BDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854BDW	Samples
UC2854BDWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854BDW	Samples
UC2854BDWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2854BDW	Samples
UC2854BN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2854BN	Samples
UC2854BNG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	-40 to 85	UC2854BN	Samples
UC2854BQ	OBSOLETE	PLCC	FN	20		TBD	Call TI	Call TI	-40 to 85	UC2854BQ	
UC2854J	ACTIVE	CDIP	J	16	1	TBD	A42	N / A for Pkg Type	-40 to 85	UC2854J	Samples
UC3854ADW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854ADW	Samples





www.ti.com 14-Jul-2018

Orderable Device	Status	Package Type	_	Pins	_	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
UC3854ADWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854ADW	Samples
UC3854ADWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854ADW	Samples
UC3854ADWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854ADW	Samples
UC3854AN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3854AN	Samples
UC3854ANG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3854AN	Samples
UC3854BDW	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854BDW	Samples
UC3854BDWG4	ACTIVE	SOIC	DW	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854BDW	Samples
UC3854BDWTR	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854BDW	Samples
UC3854BDWTRG4	ACTIVE	SOIC	DW	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3854BDW	Samples
UC3854BN	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3854BN	Samples
UC3854BNG4	ACTIVE	PDIP	N	16	25	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type	0 to 70	UC3854BN	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.





14-Jul-2018

- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1854B, UC2854B, UC2854M, UC3854B:

Catalog: UC3854B, UC2854

■ Enhanced Product: UC2854B-EP

Military: UC2854BM, UC1854B

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2014

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2854ADWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UC3854ADWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 11-Mar-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2854ADWTR	SOIC	DW	16	2000	367.0	367.0	38.0
UC3854ADWTR	SOIC	DW	16	2000	367.0	367.0	38.0

IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's non-compliance with the terms and provisions of this Notice.