


# Final Project Presentation

## ECE 174

### Dr. Razouk

Carlos Lopez and Puya Fard




# Project objective

The objective of this project is to integrate and prototype the datapath and the control units of the simple 32-bit MIPS processor with five pipeline stages.

This processor should be written in Verilog hardware language and must be able to perform arithmetic/logic, data movement, and flow control instructions.

The learning outcomes of this project will result in students having hands- on experience on building a computer processor and implementing it on hardware.



# Project approach

In order to successfully implement the final design, we have decided to break the project apart into multiple sections. These sections include:

- Implementation of individual modules.
- Implementation of single-cycle processor.
- Implementation of Forwarding - Hazard control units
- Implementation of Final Pipelined design
- Tests and Validations

# Design and modules: Single-Cycle

**Our processor design consisted of the following modules:**

- Program Counter
- Instruction memory block
- Register file
- ALU
- Data Memory

**Following with several control modules:**

- Control Unit (general purpose)
- ALU Control
- Flush unit

**Following with Adders required:**

- PC Adder
- Branch Adder
- Jump Calculation
- Sign Extend

**Following with several MUXes**

- PC Mux
- Register file Mux
- Write back Mux
- Operan Mux

**And finally a Processor\_Top ( for single-cycle )**

# How do we upload instructions?

Using a `instruction.txt` file saved in the same directory as our processor modules will be necessary for this to work.

Then we will change our `Instruction_memory` module from (1) to (2). This way we read instructions from outside world instead of hardcoding it in our processor.

1)

```
module instruction_memory (
    input      clk,           // clock input (active-high)
    input  [31:0] address,
    output reg [31:0] instruction
);

reg [7:0] mem[0:4095];

initial begin

    // R-TYPE
    {mem[3 ],mem[6 ],mem[1 ],mem[0 ]} = 32'h00438820; // add
    {mem[7 ],mem[6 ],mem[5 ],mem[4 ]} = 32'h00222020; // add
    {mem[11],mem[10],mem[9 ],mem[8 ]} = 32'h00438825; // or
    {mem[15],mem[14],mem[13],mem[12]} = 32'h00438827; // nor
    {mem[19],mem[18],mem[17],mem[16]} = 32'h00438822; // sub
    {mem[23],mem[22],mem[21],mem[20]} = 32'h0043882A; // slt
    {mem[27],mem[26],mem[25],mem[24]} = 32'h0043881A; // div
    {mem[31],mem[30],mem[29],mem[28]} = 32'h00438818; // mul
    {mem[35],mem[34],mem[33],mem[32]} = 32'h00000010; // mflr
    {mem[39],mem[38],mem[37],mem[36]} = 32'h00000012; // mflr

    // I-Type
    {mem[43],mem[42],mem[41],mem[40]} = 32'h20410003; // addi
    {mem[47],mem[46],mem[45],mem[44]} = 32'h10050019; // beq
    {mem[51],mem[50],mem[49],mem[48]} = 32'h8c410064; // lw
    {mem[55],mem[54],mem[53],mem[52]} = 32'hAC410064; // sw

    // J-Type
    {mem[59],mem[58],mem[57],mem[56]} = 32'h00000101; // j

end

always @* begin
    instruction = {mem[address+3], mem[address+2], mem[address+1], mem[address+0]};
end
```

2)

```
1 module instruction_memory (
2     input      clk,
3     input  [31:0] address,
4     output reg [31:0] instruction
5 );
6
7     reg [7:0] mem[0:4095];
8
9     integer fp;
10    integer status;
11    integer i;
12
13    initial begin
14        fp = $fopen("instructions.txt", "r");
15        if (fp != 0) begin
16            for (i = 0; i < 4096; i = i+1) begin
17                status = $fscanf(fp, "%h", mem[i]);
18                if (status == 0) begin
19                    $display("Error: Could not read instruction at address %d", i*4);
20                    $finish;
21                end
22            end
23            $fclose(fp);
24        end
25        else begin
26            $display("Error: Could not open file 'instructions.txt'");
27            $finish;
28        end
29    end
30
31    always @ (address) begin
32        instruction = {mem[address+0], mem[address+1], mem[address+2], mem[address+3]};
33    end
34
35 endmodule
```

# Module breakdown

How does the system work for a simple instruction, lets breakdown two instructions to understand. 1 R-type and 1 I-Type and simple Jump.

R-Type ADD for adding register r1 + r2, saving result into r3. **ADD r3, r2, r1.**

1) First convert to Binary, then HEX to use in instruction.txt file to input it into our Instruction\_memory module

Binary: 000000 00001 00010 00011 00000 100000 = Hex: 00221820

/test_bench/mips_processor/im/dk	Hiz		
/test_bench/mips_processor/im/address	00000000000000000000000000000000		0000000000000000...
/test_bench/mips_processor/im/instruction	0000000000 1000 1 1000 1 100000 100000		0000000000 00 100...
/test_bench/mips_processor/rf/read_register_1	0000 1		00000
/test_bench/mips_processor/rf/read_register_2	000 10		00000
/test_bench/mips_processor/rf/write_register	00000		00000
/test_bench/mips_processor/rf/write_data	00000000000000000000000000000000		00000000000000000000000000000000
/test_bench/mips_processor/rf/reg_write	St1		
/test_bench/mips_processor/rf/read_data_1	000000000000000000000000000000 10 1		0000000000000000...
/test_bench/mips_processor/rf/read_data_2	00000000000000000000000000000000 100 1		0000000000000000...
/test_bench/mips_processor/alu/operand_a	000000000000000000000000000000 10 1	0000000000000000...	0000000000000000...
/test_bench/mips_processor/alu/operand_b	00000000000000000000000000000000 100 1	0000000000000000...	0000000000000000...
/test_bench/mips_processor/alu/alu_operation	00 10	1111	00 10
/test_bench/mips_processor/alu/alu_result	000000000000000000000000000000 1110	000000000000000000000000000000...	0000000000000000...
/test_bench/mips_processor/alu/zero	St0		
/test_bench/mips_processor/wb_mux/alu_result	000000000000000000000000000000 1110	00000000000000000000000000000000	0000000000000000...
/test_bench/mips_processor/wb_mux/mem_to_reg	St0		
/test_bench/mips_processor/wb_mux/write_data	000000000000000000000000000000 1110	00000000000000000000000000000000	0000000000000000...
/test_bench/mips_processor/rf/write_register	000 11	00000	000 11
/test_bench/mips_processor/rf/write_data	000000000000000000000000000000 1110	00000000000000000000000000000000	0000000000000000...

# Module breakdown

I-Type ADDI for adding register r0 + imm(20) , saving result into r1. **ADDI r1, r0, 20**

1) First convert to Binary, then HEX to use in instruction.txt file to input it into our Instruction\_memory module

Binary: 001000 00001 00000 00000000000010100 = Hex: 20200014

+ /test_bench/mips_processor/im/clock		HiZ				
+ /test_bench/mips_processor/im/address		00000000000000000000000000000000				
+ /test_bench/mips_processor/im/instruction		001000000000000010000000000010100				
+ /test_bench/mips_processor/rf/read_register_1		00000				
+ /test_bench/mips_processor/rf/read_register_2		00001				
+ /test_bench/mips_processor/alu/operand_a		00000000000000000000000000000000				
+ /test_bench/mips_processor/alu/operand_b		00000000000000000000000000000010100				
+ /test_bench/mips_processor/alu/alu_operation		0010				
+ /test_bench/mips_processor/alu/alu_result		00000000000000000000000000000010100				
+ /test_bench/mips_processor/alu/zero		St0				
+ /test_bench/mips_processor/wb_mux/alu_result		00000000000000000000000000000010100				
+ /test_bench/mips_processor/wb_mux/mem_to_reg		St0				
+ /test_bench/mips_processor/wb_mux/write_data		00000000000000000000000000000010100				
+ /test_bench/mips_processor/rf/write_register		00001				
+ /test_bench/mips_processor/rf/write_data		00000000000000000000000000000010100				







# Pipelining our design

In order to pipeline our design, we must enable forwarding logic to our design. We will implement general forwarding as practiced in class. For this design, we are required to have the following stage module:


- IF/ID stage module
- ID/EX stage module
- EX/MEM stage module
- MEM/WB stage module

Control unit module for forwarding:

- Forwarding Control Unit

Along with the following MUXes:

- Forward\_a\_mux
- Forward\_b\_mux




# Detecting hazards

In order to successfully apply forwarding logic, we must make sure we detect the occurrence of hazards and handle them. Therefore, we implemented **Hazard\_detection\_unit** for our Pipelined system in order to Stall operations by **1**.

We will test our design to check if we detect hazards or not with the following two instruction:

**ADD r3, r1, r2**

**ADD r4, r1, r3**




# Tests and debugging

Throughout the process of implementing the final design there were several things that caused problem.

- 1) Every instruction in single-cycle processor worked **FINE**
- 2) Problems occurred when tried pipelining.
  - a) At first, every instruction on its own worked fine, but then things started to breakdown
  - b) Forwarding problems in **MUL** operation **input** and **output**.
  - c) Forwarding problems in **I-Type** instructions.
  - d) Had to go back and forth between our initial design and newly pipelined design to fix the problems.
- 3) Tests happened in two ways:
  - a) First by single instruction tests.
  - b) Second by a prototype program tests.

# DEMO



# Conclusion

As a conclusion we have integrated and prototype the datapath and the control units of the simple 32-bit MIPS processor with five pipeline stages. This processor is written in Verilog hardware language and able to perform arithmetic/logic such as AND, ADD, ADDI, OR, NOR, SUB, MUL, DIV, data movement such as LW, SW, MFHI, MFLO, and flow control such as J and BEQ instructions. Moreover, all instructions had passed the test successfully and were working accordingly. Finally, The learning outcomes of this project resulted in having hands- on experience on building a computer processor and implementing it on hardware.



Thank You :)