


AHB to APB BRIDGE

PVM VAMSI
RNIIO

Block Diagram



The AHB to APB bridge is an AHB slave, providing an interface between the high speed AHB and low power APB. Read and write transfers on the APB are converted into equivalent transfers on AHB.

AHB signals

- | | | Source |
|--------------|--|--------------------|
| HCLK | → This clock times all bus transfers | → Clock source |
| HRESETn | → Active low reset signal | → Reset controller |
| HIADDR[31:0] | → 32-bit system address bus | → Master |
| HITRANS[1:0] | → Indicates current transfer | → Master |
| | 0 → IDLE | |
| | 1 → BUSY | |
| | 2 → NON SEQUENTIAL | |
| | 3 → SEQUENTIAL | |
| HWRITE | → HIGH for write transfer
LOW for read transfer | → Master |
| HISIZE[3:0] | → Indicates the size of transfer | → Master |
| HBURST[2:0] | → Indicates type of burst and
no of beats | → Master |
| HWDATA[31:0] | → The write data | → Master |

HIRDATA [31:0] → Read bus data → slave
 HREADYout → HIGH indicates a slave transfer has finished
 HRESP [1:0] → Information on status → slave of transfer OKAY, ERROR, RETRY and SPLIT

APB signals

PSELTn → Active low select signal
 PCLK → Clock
 PENABLE → Enable signal used to indicate the second cycle of APB transfer
 PADDR [31:0] → 32 bit APB address bus
 PWRITE → HIGH indicates APB write access
 LOW indicates APB read access
 PDATA [31:0] → Data driven by the selective slave during read cycles.
 PWDATA [31:0] → Data driven to the selective slave during write cycles.
 PSELY → Signal to indicate that a particular slave is activated.


APB bus protocol is designed to be used with a central multiplexer interconnection scheme. APB transfer consists of an address and control cycle and one or more cycles of data. The address cannot be extended and therefore all slaves must sample the address during this time. The data, however can be extended using HREADY. HSIZE determines the size of each transfer that can be 1, 2, ..., 128 bytes. The type of transfer and number of transfer is determined by HBURST signal.

HBURST	
000	→ Single transfer
001	→ Increment undefined length
010	→ WRAP 4
011	→ INCR 4
100	→ WRAP 8
101	→ INCR 8
110	→ WRAP 16
111	→ INCR 16


The bridge unit converts system bus transfer into APB transfers and performs the following functions.

- Latches the address and holds it valid throughout the transfer.
- Decodes the address and generates a peripheral select, PSELx. Only one select signal can be active during a transfer.
- Drives the data onto the system bus for a read transfer.
- Drives the APB data onto the APB for a write transfer.
- Generates a timing strobe, PENABLE for the transfer.

READ TRANSFER



WRITE TRANSFER



Features to be verified

- ① To verify proper transaction from AHB to APB for different bursts.
- ② To ensure proper timing between AHB & APB using HREADY signal.
- ③ To verify both Read and write transactions.
- ④ To verify that protocol is followed such as pipelining on AHB side and assertion of PSEL and PENABLE signal for read and write operation on APB side.

Transaction

- HADDR inside $[32'h8000-0000 : 32'h8000-03FF]$
 $[32'h8400-0000 : 32'h8400-03FF]$
 $[32'h8800-0000 : 32'h8800-03FF]$
 $[32'h8C00-0000 : 32'h8C00-03FF]$
- HSIZE inside $\{0, 1, 2\}$ as APB can't handle more byte length.
- The maximum bound limit is 1024 bytes.

Coverage

- HSIZE \rightarrow bins $\{0:2\}$
- HTRANS \rightarrow bins $\{2:3\}$
- HWRITE \rightarrow bin $\{0, 1\}$
- HADDR
- Cross HSIZE, HWRITE, HADDR, HTRANS.
- PSEL \rightarrow bins $\{1, 2, 4, 8\}$
- Cross HWRITE, PSEL;

Complainers

When HWRITE = 1.

HSIZE = 0

- HADDR[1:0] - 2'b00 \rightarrow compare HWDATA[7:0] with PWDATA
- HADDR[1:0] - 2'b01 \rightarrow HWDATA[15:8] with PWDATA
- 2'b10 \rightarrow HWDATA[23:16] with PWDATA
- 2'b11 \rightarrow HWDATA[31:24] with PWDATA

HSIZE = 1

- 2'b00 \rightarrow compare HWDATA[15:0] with PWDATA.
- 2'b10 \rightarrow compare HWDATA[31:16] with PWDATA.

HSIZE = 2

compare HWDATA with PWDATA.

When HWRITE = 0

Same as above but instead of slicing HWDATA the slicing happens in PWDATA.

TB Architecture

