

INTRO TO VTX/VTD/EPT

Diego Porras

AGENDA

- Disclaimer
- UEFI primer
- VTx
- VMX mode

• VId EPI

GOALS

- Motivate to continue exploring low level topics (intel specific), particularly virtualization and its application to security
- Set the base to introduce confidential compute later (TXT, TDX, SGX)
- Set the base to discuss security model of virtualization technologies

DISCLAIMER

- These are entirely my opinions and doesn't reflect those of my employer. This talk is worked and shared in my own free time.
- This is for illustrative purposes and I'm not responsible to any use the attendees can make of this information
- This is a conceptual introduction, no coding today. I hope to give you a roadmap of pre-reqs so we can have a formal class later: D

UEFI

- UEFI is a specification.
- A reference implementation can be found: EDK2 is a very popular one.

Architecture Execution Flow Pre Interface OS-Absent Verifier App **CPU** Init verify Transient OS Chipset Environment Device. Init Bus, or Board Service Transient OS Boot Init Driver Loader **EFI Driver** Boot **OS-Present** Dispatcher Manager App Intrinsic Final OS Final OS Boot Services Environment Loader Driver Execution Boot Dev Pre EFI Transient Run Time After Security Environment Select Initialization (PEI) Life (SEC) System Load (RT) (DXE) (BDS) (TSL) (AL) Power on \longrightarrow [... Platform initialization...] [.... OS boot] Shutdown

UEFI

https://raw.githubusercontent.com/tianocore/tianocore.github.io/master/images/PI_Boot_Phases.JPG

```
370
        EFI STATUS
        EFIAPI
371
372
        UefiMain
373
            IN EFI_HANDLE ImageHandle,
374
            IN EFI_SYSTEM_TABLE* SystemTable
375
376
377
            EFI_STATUS efiStatus;
378
379
            //
            // Find the PI MpService protocol used for multi-processor startup
380
381
            //
            efiStatus = gBS->LocateProtocol(&gEfiMpServiceProtocolGuid,
382
383
                                            NULL,
                                            &_gPiMpService);
384
            if (EFI_ERROR(efiStatus))
385
386
387
                Print(L"Unable to locate the MpServices protocol: %r\n", efiStatus);
                return efiStatus;
388
389
390
391
            //
            // Call the hypervisor entrypoint
392
393
            //
            return Shv0sErrorToError(ShvLoad());
394
396
```

```
INT32
       ShvLoad (
           VOID
49
          SHV_CALLBACK_CONTEXT callbackContext;
           //
          // Attempt to enter VMX root mode on all logical processors. This will
          // broadcast a DPC interrupt which will execute the callback routine in
          // parallel on the LPs. Send the callback routine the physical address of
           // the PML4 of the system process, which is what this driver entrypoint
           // should be executing in.
           callbackContext.Cr3 = __readcr3();
           callbackContext.FailureStatus = SHV_STATUS_SUCCESS;
           callbackContext.FailedCpu = −1;
           callbackContext.InitCount = 0;
           ShvOsRunCallbackOnProcessors(ShvVpLoadCallback, &callbackContext);
           // Check if all LPs are now hypervised. Return the failure code of at least
           // one of them.
           //
           // Note that each VP is responsible for freeing its VP data on failure.
70
71
           if (callbackContext.InitCount != ShvOsGetActiveProcessorCount())
73
               ShvOsDebugPrint("The SHV failed to initialize (0x%lX) Failed CPU: %d\n",
                               callbackContext.FailureStatus, callbackContext.FailedCpu);
               return callbackContext.FailureStatus;
```

WHAT DOES IT TAKE TO RUN A HYPERVISOR?

- VTx support: Check for existence of the feature
- VMX Mode/VMXON This requires some fixed values in CR0 and CR4 and VMXON region
- VMCS structure Data structure used to configure individual vCPU, this is indicates what the hypervisor will support ie. Instructions that trap conditionally, who handles specific interrupts.
- VMWRITE This changes values in VMCS, we use it a lot. Always do a VMCLEAR on your VMCS region before starting setup
- VMPTRLD/VMPRSC Used to read VMCS and load it to the current CPU, this is the step that gets us ready for the nex stem
- VMLAUNCH -> Whit the vCPU ready this enters the guest life-cycle in VMX-nonRoot mode
- VMEXIT -> This is where the magic happens. There are conditional VMEXITs and instructions that ALWAYS cause VMEXIT, this is useful to ie. Write virtualization aided debuggers or anti-anti-virtualization hypervisor

VMXON ENTER

VMXON—Enter VMX Operation

Opcode/ Instruction	Op/En	Description	
F3 0F C7 /6	М	Enter VMX root operation.	
VMXON m64			

Instruction Operand Encoding

Op/En	Operand 1	Operand 2	Operand 3	Operand 4
М	ModRM:r/m (r)	NA	NA	NA

Description

Puts the logical processor in VMX operation with no current VMCS, blocks INIT signals, disables A20M, and clears any address-range monitoring established by the MONITOR instruction.¹

The operand of this instruction is a 4KB-aligned physical address (the VMXON pointer) that references the VMXON region, which the logical processor may use to support VMX operation. This operand is always 64 bits and is always in memory.

INTEL MANUALS 3B, 3C, 3D ARE YOUR BEST FRIENDS

- Pay particular attention to the following:
 - Chapter 24 Introduction to Virtual Machine Extensions.
 - Chapter 25 Virtual Machine Control Structures.
 - Chapter 26 VMX Non-Root Operation.
 - Chapter 27 VM Entries. Describes VM entries.
 - Chapter 28 VM Exits.
 - Chapter 29 VMX Support for Address Translation
 - Chapter 31 VMX Instruction Reference to multiple guest software environments.

PMT4, CR0, CR3, CR4, PAGING, IDT, GDT,

- If you are interested in hypervisor development, but still struggle with some of the concepts:
 - OST2 Architecture 1001: x86-64 Assembly LINK (If you are completely new to low-level)
 - OST2 Architecture 2001: x86-64 OS Internals LINK
 - That OSDev UEFI <u>LINK</u>
 - OST2 Architecture 4021: Introductory UEFI LINK (Difficult to follow, but great to setup a debugging environment)

THANKS AND NEXT STEPS

• This was a VERY theoretical introduction to hypervisors based on Intel virtualization extensions.

Next chapter will be some coding and fun.

Please watch pre-reqs, ask questions and comments and hope to see you next time

