ECE420 Homework Rules/Requirements

1. Staple your homework.

2. Use only the front side of page.

3. Because homework is NOT a formal report, the cover page is not necessary; just write your name in the title block for bdf diagram or in the comment header for VHDL codes.

   Include the following information in the comment header:

   Student name:

   Date and Version number:

   Usage/function:

   Algorithm Description:

4. Be concise; do not include unnecessary codes or information; keep your design as simple as possible.

5. All VHDL codes, top design and its components, must be fully documented with comment statements and comment headers.

6. Homework is due before the class begins. After the class has started, the homework is considered late and it will be rejected.

7. All printout data/information must be manually verified.

8. Simulation must cover all possible combinations unless stated otherwise. Verification must be on the same page of printout and printout must be legible! Truth table on another page is not considered verification!

Sample Simulation Verification



9. DO YOUR OWN WORK! File sharing is prohibited and is a violation of student codes of conduct which could result in a failing grade for the course.