









SN54HC595, SN74HC595

SCLS041J - DECEMBER 1982 - REVISED OCTOBER 2021

SNx4HC595 8-Bit Shift Registers With 3-State Output Registers

1 Features

- 8-bit serial-in, parallel-out shift
- Wide operating voltage range of 2 V to 6 V
- High-current 3-state outputs can drive up to 15 LSTTL loads
- Low power consumption: 80-µA (maximum) I_{CC}
- t_{pd} = 13 ns (typical)
- ±6-mA output drive at 5 V
- Low input current: 1 µA (maximum)
- Shift register has direct clear
- On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

2 Applications

- Network switches
- Power infrastructure
- LED displays
- Servers

3 Description

The SNx4HC595 devices contain an 8-bit, serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. The storage register has parallel 3state outputs. Separate clocks are provided for both the shift and storage register. The shift register has a direct overriding clear (SRCLR) input, serial (SER) input, and serial outputs for cascading. When the output-enable (OE) input is high, the outputs are in the high-impedance state.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)			
SN54HC595FK	LCCC (20)	8.89 mm × 8.89 mm			
SN54HC595J	CDIP (16)	21.34 mm × 6.92 mm			
SN74HC595N	PDIP (16)	19.31 mm × 6.35 mm			
SN74HC595D	SOIC (16)	9.90 mm × 3.90 mm			
SN74HC595DW	SOIC (16)	10.30 mm × 7.50 mm			
SN74HC595DB	SSOP (16)	6.20 mm × 5.30 mm			
SN74HC595PW	TSSOP (16)	5.00 mm × 4.40 mm			

For all available packages, see the orderable addendum at the end of the data sheet.



Functional Block Diagram



Table of Contents

1 Features	1	8.2 Functional Block Diagram	11
2 Applications		8.3 Feature Description	
3 Description		8.4 Device Functional Modes	
4 Revision History		9 Application and Implementation	13
5 Pin Configuration and Functions	3	9.1 Application Information	
6 Specifications		9.2 Typical Application	
6.1 Absolute Maximum Ratings	4	10 Power Supply Recommendations	
6.2 ESD Ratings		11 Layout	
6.3 Recommended Operating Conditions	4	11.1 Layout Guidelines	15
6.4 Thermal Information	<mark>5</mark>	11.2 Layout Example	
6.5 Electrical Characteristics	<mark>5</mark>	12 Device and Documentation Support	
6.6 Timing Requirements	<mark>6</mark>	12.1 Documentation Support	
6.7 Switching Characteristics	8	12.2 Support Resources	16
6.8 Operating Characteristics		12.3 Trademarks	16
6.9 Typical Characteristics	9	12.4 Electrostatic Discharge Caution	16
7 Parameter Measurement Information	10	12.5 Glossary	16
8 Detailed Description		13 Mechanical, Packaging, and Orderable	
8.1 Overview	11	Information	16
4 Revision History			
NOTE: Page numbers for previous revisions	may differ f	rom page numbers in the current version.	
Changes from Revision H (November 200	9) to Revisi	on I (August 2015)	Page
Added Applications continue Device Inform		Din Configuration and Eurotions acction ECE	Detinara

Added Applications section, Device Information table, Pin Configuration and Functions section, ESD Ratings table, Thermal Information table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section1 Deleted Ordering Information table.

Changes from Revision I (August 2015) to Revision J (October 2021)

Updated the device information table, ESD ratings table, and the device functional modes table to fit modern



5 Pin Configuration and Functions



D, N, NS, J, DB, or PW Package 16-Pin SOIC, PDIP, SO, CDIP, SSOP, or TSSOP Top View



Table 5-1. Pin Functions

	PIN						
NAME	SOIC, PDIP, SO, CDIP, SSOP, or TSSOP	LCCC	I/O ⁽¹⁾	DESCRIPTION			
GND	8	10	_	Ground Pin			
ŌĒ	13	17	I	Output Enable			
Q _A	15	19	0	Q _A Output			
Q _B	1	2	0	Q _B Output			
Q _C	2	3	0	Q _C Output			
Q_D	3	4	0	Q _D Output			
Q _E	4	5	0	Q _E Output			
Q _F	5	7	0	Q _F Output			
Q_G	6	8	0	Q _G Output			
Q _H	7	9	0	Q _H Output			
Q _H '	9	12	0	Q _H Output			
RCLK	12	14	I	RCLK Input			
SER	14	18	I	SER Input			
SRCLK	11	14	I	SRCLK Input			
SRCLR	10	13	I	SRCLR Input			
		1					
NO		16		No Connection			
NC		11	_	INO COTTRECTION			
		16					
V _{CC}	_	20	_	Power Pin			

⁽¹⁾ Signal Types: I = Input, O = Output, I/O = Input or Output.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		-0.5	7	V
I _{IK}	Input clamp current ⁽²⁾	V _I < 0 or V _I > V _{CC}		±20	mA
I _{OK}	Output clamp current (2)		±20	mA	
Io	Continuous output current	V _O = 0 to V _{CC}		±35	mA
	Continuous current through V _{CC} or GND			±70	mA
TJ	Junction temperature		150	°C	
T _{stg}	Storage temperature	-65	150	°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	V
	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	1000	"	

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

			SN	154HC59	5	SN74HC595			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX	UNII	
V _{CC}	Supply voltage		2	5	6	2	5	6	V	
		V _{CC} = 2 V	1.5			1.5				
V _{IH}	High-level input voltage	V _{CC} = 4.5 V	3.15			3.15			V	
		V _{CC} = 6 V	4.2			4.2				
		V _{CC} = 2 V			0.5			0.5		
V _{IL}	Low-level input voltage	V _{CC} = 4.5 V			1.35			1.35	V	
		V _{CC} = 6 V			1.8			1.8		
VI	Input voltage		0		V _{CC}	0		V _{CC}	V	
Vo	Output voltage		0		V _{CC}	0		V _{CC}	V	
		V _{CC} = 2 V			1000			1000		
Δt/Δν	Input transition rise or fall time ⁽²⁾	V _{CC} = 4.5 V			500			500	ns	
		V _{CC} = 6 V			400			400		
T _A	Operating free-air temperature	,	-55		125	-40		85	°C	

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, SCBA004.

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated

⁽²⁾ The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ If this device is used in the threshold region (from V_{IL}max = 0.5 V to V_{IH} min = 1.5 V), there is a potential to go into the wrong state from induced grounding, causing double clocking. Operating with the inputs at t_t = 1000 ns and V_{CC} = 2 V does not damage the device; however, functionally, the CLK inputs are not ensured while in the shift, count, or toggle operating modes.



6.4 Thermal Information

	THERMAL METRIC ⁽¹⁾		SN74HC595						
			DB (SSOP)	DW (SOIC)	N (PDIP)	NS (SO)	PW (TSSOP)	UNIT	
			16 PINS	16 PINS	16 PINS	16 PINS	16 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	82	57	67	64	108	°C/W	

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED	TEST CONDITIONS			T,	_A = 25°C		SN54H	C595	SN74HC595		UNIT
PARAMETER			V _{CC}	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
		I _{OH} = -20 μA	2 V	1.9	1.998		1.9		1.9		
			4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		
V _{OH}	$V_I = V_{IH}$ or V_{IL}	$Q_{H'}$, $I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
		$Q_A - Q_H$, $I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		
		$Q_{H'}$, $I_{OH} = -5.2 \text{ mA}$	6 V	5.48	5.8		5.2		5.34		
		$Q_A - Q_H$, $I_{OH} = -7.8 \text{ mA}$		5.48	5.8		5.2		5.34		
	V _I = V _{IH} or V _{IL}	Ι _{ΟL} = 20 μΑ	2 V		0.002	0.1		0.1		0.1	
			4.5 V		0.001	0.1		0.1		0.1	
			6 V		0.001	0.1		0.1		0.1	
V _{OL}		$Q_{H'}$, $I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
		$Q_A - Q_H$, $I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
		$Q_{H'}$, $I_{OL} = 5.2 \text{ mA}$	6 V		0.15	0.26		0.4		0.33	
		$Q_A - Q_H$, $I_{OL} = 7.8 \text{ mA}$	0 0		0.15	0.26		0.4		0.33	
II	$V_I = V_{CC}$ or 0		6 V		±0.1	±100		±1000		±1000	nA
I _{OZ}	$V_O = V_{CC}$ or 0 , $Q_A - Q_H$		6 V		±0.01	±0.5		±10		±5	μΑ
Icc	V _I = V _{CC} or 0, I _O = 0		6 V			8		160		80	μΑ
C _i			2 V to 6 V		3	10		10		10	pF



6.6 Timing Requirements

over operating free-air temperature range (unless otherwise noted)

			V	$T_A = 2$	25°C	SN54H	C595	SN74H	C595	UNIT	
			V _{CC}	MIN	MAX	MIN	MAX	MIN	MAX	UNII	
			2 V		6		4.2		5		
f _{clock}	Clock frequency	•	4.5 V		31		21		25	MHz	
			6 V		36		25		29		
			2 V	80		120		100			
		SRCLK or RCLK high or low	4.5 V	16		24		20			
	Dulas dunation		6 V	14		20		17			
t _w	Pulse duration		2 V	80		120		100		ns	
		SRCLR low	4.5 V	16		24		20			
			6 V	14		20		17			
			2 V	100		150		125			
		SER before SRCLK↑	4.5 V	20		30		25			
			6 V	17		25		21			
		SRCLK↑ before RCLK↑ ⁽¹⁾	2 V	75		113		94			
			4.5 V	15		23		19			
	0 - 1 1		6 V	13		19		16			
t _{su}	Set-up time		2 V	50		75		65		ns	
		SRCLR low before RCLK↑	4.5 V	10		15		13			
			6 V	9		13		11			
			2 V	50		75		60			
		SRCLR high (inactive) before SRCLK↑	4.5 V	10		15		12			
			6 V	9		13		11			
		1	2 V	0		0		0			
t _h	Hold time, SER	after SRCLK∱	4.5 V	0		0		0		ns	
			6 V	0		0		0			

⁽¹⁾ This set-up time allows the storage register to receive stable data from the shift register. The clocks can be tied together, in which case the shift register is one clock pulse ahead of the storage register.



Figure 6-1. Timing Diagram



6.7 Switching Characteristics

Over recommended operating free-air temperature range.

PARAMETER	FROM	то	LOAD	Vcc	TA	= 25°C		SN54H	C595	SN74H	C595	UNIT	
PARAWETER	(INPUT)	(OUTPUT)	CAPACITANCE	V CC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII	
				2 V	6	26		4.2		5			
: max			50 pF	4.5 V	31	38		21		25		MHz	
				6 V	36	42		25		29			
				2 V		50	160		240		200		
	SRCLK	$Q_{H'}$	50 pF	4.5 V		17	32		48		40		
				6 V		14	27		41		34		
t _{pd}				2 V		50	150		225		187	ns	
	RCLK	$Q_A - Q_H$	50 pF	4.5 V		17	30		45		37		
				6 V		14	26		38		32		
				2 V		51	175		261		219		
t _{PHL}	SRCLR	$Q_{H'}$	50 pF	4.5 V		18	35		52		44	ns	
						6 V		15	30		44		37
				2 V	-	40	150		255		187		
en	ŌĒ	$Q_A - Q_H$	50 pF	4.5 V		15	30		45		37	4 I	
				6 V		13	26		38		32		
				2 V		42	200		300		250	250 50 ns	
dis	ŌĒ	$Q_A - Q_H$	50 pF	4.5 V		23	40		60		50		
				6 V		20	34		51		43		
				2 V		28	60		90		75		
		$Q_A - Q_H$	50 pF	4.5 V		8	12		18		15		
				6 V		6	10		15		13		
t				2 V		28	75		110		95	ns	
		$Q_{H'}$	50 pF	4.5 V		8	15		22		19		
				6 V		6	13		19		16		
				2 V		60	200		300		250		
t _{pd}	RCLK	$Q_A - Q_H$	150 pf	4.5 V		22	40		60		50	ns	
				6 V		19	34		51		43		
				2 V	-	70	200		298		250		
en	ŌĒ	$Q_A - Q_H$	150 pf	4.5 V		23	40		60		50	ns	
			100 pi	6 V		19	34		51		43		
				2 V		45	210		315		265		
t _t		$Q_A - Q_H$	150 pf	4.5 V		17	42		63		53	ns	
-		, 11	,	6 V		13	36		53		45		

6.8 Operating Characteristics

 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	TYP	UNIT
C_{pd}	Power dissipation capacitance	No load	400	pF

6.9 Typical Characteristics



7 Parameter Measurement Information









VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

PROPAGATION DELAY AND OUTPUT TRANSITION TIMES

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, $Z_O = 50 \Omega$, $t_r = 6 \text{ ns}$, $t_f = 6 \text{ ns}$.
- D. For clock inputs, $f_{\mbox{max}}$ is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time, with one input transition per measurement.
- F. tpLz and tpHz are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tpd.

Figure 7-1. Load Circuit and Voltage Waveforms



8 Detailed Description

8.1 Overview

The SNx4HC595 is part of the HC family of logic devices intended for CMOS applications. The SNx4HC595 is an 8-bit shift register that feeds an 8-bit D-type storage register.

Both the shift register clock (SRCLK) and storage register clock (RCLK) are positive-edge triggered. If both clocks are connected together, the shift register always is one clock pulse ahead of the storage register.

8.2 Functional Block Diagram



Copyright © 2021 Texas Instruments Incorporated

Submit Document Feedback



8.3 Feature Description

The SNx4HC595 devices are 8-bit Serial-In, Parallel-Out Shift Registers. They have a wide operating current of 2 V to 6 V, and the high-current 3-state outputs can drive up to 15 LSTTL Loads. The devices have a low power consumption of $80-\mu A$ (Maximum) I_{CC}. Additionally, the devices have a low input current of 1 μA (Maximum) and a $\pm 6-mA$ Output Drive at 5 V.

8.4 Device Functional Modes

Table 8-1 lists the functional modes of the SNx4HC595 devices.

Table 8-1. Function Table

		INPUTS			FUNCTION			
SER	SRCLK	SRCLR	RCLK	ŌĒ	FUNCTION			
Х	Х	Х	Х	Н	Outputs Q _A – Q _H are disabled.			
Х	Х	Х	Х	L	Outputs Q _A – Q _H are enabled.			
Х	Х	L	Х	Х	Shift register is cleared.			
L	1	Н	X	х	First stage of the shift register goes low. Other stages store the data of previous stage, respectively.			
Н	1	Н	×	×	First stage of the shift register goes high. Other stages store the data of previous stage, respectively.			
Х	Х	Х	1	Х	Shift-register data is stored in the storage register.			

Submit Document Feedback

Copyright © 2021 Texas Instruments Incorporated



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The SNx4HC595 is a low-drive CMOS device that can be used for a multitude of bus interface type applications where output ringing is a concern. The low drive and slow edge rates will minimize overshoot and undershoot on the outputs.

9.2 Typical Application



Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

This device uses CMOS technology and has balanced output drive. Take care to avoid bus contention because it can drive currents that would exceed maximum limits. The high drive will also create fast edges into light loads so routing and load conditions should be considered to prevent ringing.



9.2.2 Detailed Design Procedure

- · Recommended input conditions
 - Specified high and low levels. See (V_{IH} and V_{IL}) in Section 6.3 table.
 - Specified high and low levels. See $(V_{IH}$ and $V_{IL})$ in Section 6.3 table.
 - Inputs are overvoltage tolerant allowing them to go as high as 5.5 V at any valid V_{CC}
- · Recommend output conditions
 - Load currents should not exceed 35 mA per output and 70 mA total for the part
 - Outputs should not be pulled above V_{CC}

9.2.3 Application Curves





10 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in Section 6.3 table.

Each V_{CC} pin should have a good bypass capacitor to prevent power disturbance. For devices with a single supply, 0.1 μ f is recommended; if there are multiple V_{CC} pins, then 0.01 μ f or 0.022 μ f is recommended for each power pin. It is acceptable to parallel multiple bypass caps to reject different frequencies of noise. A 0.1 μ f and a 1 μ f are commonly used in parallel. The bypass capacitor should be installed as close to the power pin as possible for best results.

11 Layout

11.1 Layout Guidelines

When using multiple-bit logic devices, inputs should never float.

In many cases, functions or parts of functions of digital logic devices are unused, for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such input pins should not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. Figure 11-1 specifies the rules that must be observed under all circumstances. All unused inputs of digital logic devices must be connected to a high or low bias to prevent them from floating. The logic level that should be applied to any particular unused input depends on the function of the device. Generally they will be tied to GND or V_{CC} , whichever makes more sense or is more convenient. It is generally acceptable to float outputs, unless the part is a transceiver. If the transceiver has an output enable pin, it will disable the output section of the part when asserted. This will not disable the input section of the I/Os, so they cannot float when disabled.

11.2 Layout Example



Figure 11-1. Layout Diagram

12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

For related documentation, see the following:

Texas Instruments, Implications of Slow or Floating CMOS Inputs application brief

12.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser based versions of this data sheet, refer to the left hand navigation.

www.ti.com

25-Jul-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
5962-86816012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK
5962-8681601EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J
5962-8681601VEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601VE A SNV54HC595J
5962-8681601VEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601VE A SNV54HC595J
5962-8681601VFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601VF A SNV54HC595W
5962-8681601VFA.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601VF A SNV54HC595W
SN54HC595J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC595J
SN54HC595J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	SN54HC595J
SN74HC595DBR	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DBR.A	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DBRE4	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DBRG4	Active	Production	SSOP (DB) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DR.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DRE4	Active	Production	null (null)	2500 LARGE T&R	-	Call TI	Call TI	-40 to 85	
SN74HC595DRG3	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DRG3.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	SN	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DRG4	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DRG4.A	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DT	Obsolete	Production	SOIC (D) 16	-	-	Call TI	Call TI	-40 to 85	HC595





www.ti.com 25-Jul-2025

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
SN74HC595DW	Obsolete	Production	SOIC (DW) 16	-	-	Call TI	Call TI	-40 to 85	HC595
SN74HC595DWR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595DWR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC595N
SN74HC595N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC595N
SN74HC595NE4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	SN74HC595N
SN74HC595NSR	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595NSR.A	Active	Production	SOP (NS) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595NSR.B	Active	Production	SOP (NS) 16	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	HC595
SN74HC595PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU SN	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PWR.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PWRG4	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PWRG4.A	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SN74HC595PWRG4.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	-	NIPDAU	Level-1-260C-UNLIM	-40 to 85	HC595
SNJ54HC595FK	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK
SNJ54HC595FK.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 86816012A SNJ54HC 595FK
SNJ54HC595J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J
SNJ54HC595J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8681601EA SNJ54HC595J

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

www.ti.com 25-Jul-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54HC595, SN54HC595-SP, SN74HC595:

Catalog: SN74HC595, SN54HC595

Enhanced Product: SN74HC595-EP, SN74HC595-EP

Military: SN54HC595

Space: SN54HC595-SP

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Enhanced Product Supports Defense, Aerospace and Medical Applications



PACKAGE OPTION ADDENDUM

www.ti.com 25-Jul-2025

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



www.ti.com 24-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HC595DBR	SSOP	DB	16	2000	330.0	16.4	8.35	6.6	2.4	12.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DRG3	SOIC	D	16	2500	330.0	16.4	6.6	9.3	2.1	8.0	16.0	Q1
SN74HC595DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SN74HC595DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
SN74HC595NSR	SOP	NS	16	2000	330.0	16.4	8.45	10.55	2.5	12.0	16.2	Q1
SN74HC595NSR	SOP	NS	16	2000	330.0	16.4	8.1	10.4	2.5	12.0	16.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
SN74HC595PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.3	1.6	8.0	12.0	Q1
SN74HC595PWRG4	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 24-Jul-2025



*All dimensions are nominal

All difficultions are norminal							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HC595DBR	SSOP	DB	16	2000	353.0	353.0	32.0
SN74HC595DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74HC595DR	SOIC	D	16	2500	340.5	336.1	32.0
SN74HC595DRG3	SOIC	D	16	2500	366.0	364.0	50.0
SN74HC595DRG4	SOIC	D	16	2500	353.0	353.0	32.0
SN74HC595DWR	SOIC	DW	16	2000	350.0	350.0	43.0
SN74HC595NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74HC595NSR	SOP	NS	16	2000	353.0	353.0	32.0
SN74HC595PWR	TSSOP	PW	16	2000	356.0	356.0	35.0
SN74HC595PWR	TSSOP	PW	16	2000	367.0	367.0	35.0
SN74HC595PWRG4	TSSOP	PW	16	2000	353.0	353.0	32.0



www.ti.com 24-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
5962-86816012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8681601EA	J	CDIP	16	25	506.98	15.24	13440	NA
5962-8681601VEA	J	CDIP	16	25	506.98	15.24	13440	NA
5962-8681601VEA.A	J	CDIP	16	25	506.98	15.24	13440	NA
5962-8681601VFA	W	CFP	16	25	506.98	26.16	6220	NA
5962-8681601VFA.A	W	CFP	16	25	506.98	26.16	6220	NA
SN74HC595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595N	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595N.A	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595NE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74HC595NE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54HC595FK	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC595FK.A	FK	LCCC	20	55	506.98	12.06	2030	NA
SNJ54HC595J	J	CDIP	16	25	506.98	15.24	13440	NA
SNJ54HC595J.A	J	CDIP	16	25	506.98	15.24	13440	NA

7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



W (R-GDFP-F16)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP2-F16



8.89 x 8.89, 1.27 mm pitch

LEADLESS CERAMIC CHIP CARRIER

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.



INSTRUMENTS www.ti.com

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.





- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.





NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOP



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.



SOF



NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOF



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.







- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
 4. Reference JEDEC registration MO-150.





NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated