Design	Statement	VHDL Code	Description
Sequential (needs Flip-flops and logic gates)	Sequential statements only	If Case	Can be used inside Process, Function and Procedure only
		Loop Wait	
Combinational (only logic gates)	Concurrent and Sequential	when-else with-select	Process, Function and Procedure are concurrent
		generate	statements