

Design	Statement	VHDL Code	Description
Sequential (needs Flip-flops and logic gates)	Sequential statements only	If	Can be used inside Process, Function and Procedure only
		Case	
		Loop	
		Wait	
Combinational (only logic gates)	Concurrent and Sequential	when-else	Process, Function and Procedure are concurrent statements
		with-select	
		generate	