GigaDevice Semiconductor Inc.

GD32E503xx Arm® Cortex®-M33 32-bit MCU

Datasheet



Table of Contents

Ta	able c	of Contents	1							
L	ist of	Figures	4							
Li	ist of	Tables	5							
1.	Ge	neral description	7							
2.										
	2.1.	Device information								
	2.2.	Block diagram								
	2.3.	Pinouts and pin assignment								
	2.4.	Memory map								
	2.5.	Clock tree								
	2.6.	Pin definitions								
	2.6.									
	2.6.									
	2.6.	•								
	2.6.	•								
3.	. Fui	nctional description	44							
	3.1.	Arm® Cortex®-M33 core	44							
	3.2.	Embedded memory	44							
	3.3.	Clock, reset and supply management	45							
	3.4.	Boot modes	45							
	3.5.	Power saving modes	46							
	3.6.	Analog to digital converter (ADC)	47							
	3.7.	Digital to analog converter (DAC)	47							
	3.8.	DMA	47							
	3.9.	General-purpose inputs/outputs (GPIOs)								
	3.10.	Timers and PWM generation								
	3.11.	Real time clock (RTC)								
	3.12.	Inter-integrated circuit (I2C)								
	3.13.	Serial peripheral interface (SPI)								
	3.14.	Universal synchronous asynchronous receiver transmitter (USART)	51							



	-	0 2 0 2 0 2 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
	3.15.	Inter-IC sound (I2S)	51
	3.16.	Universal Serial Bus full-speed device interface (USBD)	51
	3.17.	Controller area network (CAN)	52
	3.18.	External memory controller (EXMC)	52
	3.19.	Secure digital input/output interface (SDIO)	52
	3.20.	Super High-Resolution Timer (SHRTIMER)	52
	3.21.	Serial/Quad Parallel Interface (SQPI)	53
	3.22.	Debug mode	53
	3.23.	Package and operation temperature	53
4	. Ele	ctrical characteristics	54
	4.1.	Absolute maximum ratings	54
	4.2.	Operating conditions characteristics	54
	4.3.	Power consumption	56
	4.4.	EMC characteristics	62
	4.5.	Power supply supervisor characteristics	63
	4.6.	Electrical sensitivity	64
	4.7.	External clock characteristics	64
	4.8.	Internal clock characteristics	67
	4.9.	PLL characteristics	68
	4.10.	Memory characteristics	70
	4.11.	NRST pin characteristics	70
	4.12.	GPIO characteristics	71
	4.13.	Temperature sensor characteristics	72
	4.14.	ADC characteristics	72
	4.15.	DAC characteristics	76
	4.16.	I2C characteristics	77
	4.17.	SPI characteristics	78
	4.18.	I2S characteristics	80
	4.19.	USART characteristics	82
	4.20.	USBD characteristics	82
	4.21.	SDIO characteristics	83
	4.22.	EXMC characteristics	83



	0502200000	Datachicat
4.23.	Serial/Quad Parallel Interface (SQPI) characteristics	87
4.24.	Super High-resolution Timer (SHRTIMER) characteristics	87
4.25.	TIMER characteristics	89
4.26.	WDGT characteristics	90
4.27.	Parameter condition	90
5. Pac	ckage information	91
5.1.	LQFP144 package outline dimensions	91
5.2.	LQFP100 package outline dimensions	93
5.3.	LQFP64 package outline dimensions	95
5.4.	LQFP48 package outline dimensions	97
5.5.	Thermal characteristics	99
6. Ord	dering information	101
7. Re	vision history	102



List of Figures

Figure 2-1. GD32E503xx block diagram	9
Figure 2-2. GD32E503Zx LQFP144 pinouts	10
Figure 2-3. GD32E503Vx LQFP100 pinouts	11
Figure 2-4. GD32E503Rx LQFP64 pinouts	12
Figure 2-5. GD32E503Cx LQFP48 pinouts	12
Figure 2-6. GD32E503xx clock tree	17
Figure 4-1. Recommended power supply decoupling capacitors (1)(2)	55
Figure 4-2. Typical supply current consumption in Run mode	61
Figure 4-3. Typical supply current consumption in Sleep mode	62
Figure 4-4. Recommended external NRST pin circuit ⁽¹⁾	70
Figure 4-5. I/O port AC characteristics definition	72
Figure 4-6. I2C bus timing diagram	77
Figure 4-7. SPI timing diagram - master mode	78
Figure 4-8. SPI timing diagram - slave mode	79
Figure 4-9. I2S timing diagram - master mode	81
Figure 4-10. I2S timing diagram - slave mode	81
Figure 4-11. USBD timings: definition of data signal rise and fall time	82
Figure 5-1. LQFP144 package outline	91
Figure 5-2. LQFP144 recommended footprint	92
Figure 5-3. LQFP100 package outline	93
Figure 5-4. LQFP100 recommended footprint	94
Figure 5-5. LQFP64 package outline	95
Figure 5-6. LQFP64 recommended footprint	
Figure 5-7. LQFP48 package outline	97
Figure 5-8. LQFP48 recommended footprint	98



List of Tables

Table 2-1. GD32E503xx devices features and peripheral list	8
Table 2-2. GD32E503xx memory map	13
Table 2-3. GD32E503Zx LQFP144 pin definitions	18
Table 2-4. GD32E503Vx LQFP100 pin definitions	
Table 2-5. GD32E503Rx LQFP64 pin definitions	35
Table 2-6. GD32E503Cx LQFP48 pin definitions	40
Table 4-1. Absolute maximum ratings ⁽¹⁾⁽⁴⁾	
Table 4-2. DC operating conditions	54
Table 4-3. Clock frequency ⁽¹⁾	
Table 4-4. Operating conditions at Power up/ Power down ⁽¹⁾	55
Table 4-5. Start-up timings of Operating conditions ⁽¹⁾⁽²⁾⁽³⁾	55
Table 4-6. Power saving mode wakeup timings characteristics ⁽¹⁾⁽²⁾	
Table 4-7. Power consumption characteristics ⁽²⁾⁽³⁾⁽⁴⁾⁽⁵⁾	
Table 4-8. EMS characteristics ⁽¹⁾	
Table 4-9. EMI characteristics ⁽¹⁾	63
Table 4-10. Power supply supervisor characteristics	
Table 4-11. ESD characteristics ⁽¹⁾	
Table 4-12. Static latch-up characteristics ⁽¹⁾	. 64
Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic characteristics	. 64
Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)	65
Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic characteristics.	. 65
Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)	66
Table 4-17. High speed internal clock (IRC8M) characteristics	67
Table 4-18. Low speed internal clock (IRC40K) characteristics	67
Table 4-19. High speed internal clock (IRC48M) characteristics	68
Table 4-20. PLL characteristics	. 68
Table 4-21. PLL1 characteristics	
Table 4-22. PLL2 characteristics	
Table 4-23. PLLUSB characteristics	69
Table 4-24. PLL spread spectrum clock generation (SSCG) characteristics ⁽¹⁾	69
Table 4-25. Flash memory characteristics	70
Table 4-26. NRST pin characteristics	
Table 4-27. I/O port DC characteristics ⁽¹⁾⁽³⁾	71
Table 4-28. I/O port AC characteristics ⁽¹⁾⁽²⁾	
Table 4-29. Temperature sensor characteristics ⁽¹⁾	72
Table 4-30. ADC characteristics	72
Table 4-31. ADC R _{AIN} max for f _{ADC} = 35 MHz	
Table 4-32. ADC dynamic accuracy at f _{ADC} = 14 MHz V _{DDA} = 1.8 V ⁽¹⁾	
Table 4-33. ADC dynamic accuracy at f _{ADC} = 35 MHz V _{DDA} = 3.3 V ⁽¹⁾	
Table 4-34. ADC dynamic accuracy at fADC = 35 MHz VDDA = 2.4 V(1)	. 74





Table 4-35. ADC static accuracy at $f_{ADC} = 14 \text{ MHz V}_{DDA} = 1.8 \text{ V}^{(1)}$	74
Table 4-36. ADC static accuracy at f _{ADC} = 35 MHz V _{DDA} = 3.3 V ⁽¹⁾	75
Table 4-37. ADC static accuracy at f _{ADC} = 35 MHz V _{DDA} = 2.4 V ⁽¹⁾	75
Table 4-38. DAC characteristics	
Table 4-39. I2C characteristics ⁽¹⁾⁽²⁾	77
Table 4-40. Standard SPI characteristics ⁽¹⁾	78
Table 4-41. I2S characteristics ⁽¹⁾⁽²⁾	80
Table 4-42. USART characteristics ⁽¹⁾	82
Table 4-43. USBD start up time	82
Table 4-44. USBD DC electrical characteristics	82
Table 4-45. USBD full speed-electrical characteristics ⁽¹⁾	82
Table 4-46. SDIO characteristics ⁽¹⁾⁽²⁾	
Table 4-47. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings(1)(2)(3)	83
Table 4-48. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings(1)(2)(3)	84
Table 4-49. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	84
Table 4-50. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)	84
Table 4-51. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)	85
Table 4-52. Synchronous multiplexed PSRAM write timings(1)(2)(3)	85
Table 4-53. Synchronous non-multiplexed PSRAM/NOR read timings(1)(2)(3)	86
Table 4-54. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)	86
Table 4-55.SQPI characteristics	87
Table 4-56. SHRTIMER characteristics ⁽¹⁾	87
Table 4-57. SHRTIMER output response to fault protection ⁽¹⁾	88
Table 4-58. SHRTIMER output response to external 1 to 10(Synchronous mode ⁽¹⁾)	88
Table 4-59. SHRTIMER synchronization input / output(1)	89
Table 4-60. TIMER characteristics ⁽¹⁾	89
Table 4-61. FWDGT min/max timeout period at 40 kHz (IRC40K) ⁽¹⁾	90
Table 4-62. WWDGT min-max timeout value at 90 MHz (f _{PCLK1}) ⁽¹⁾	90
Table 5-1. LQFP144 package dimensions	91
Table 5-2. LQFP100 package dimensions	93
Table 5-3. LQFP64 package dimensions	95
Table 5-4. LQFP48 package dimensions	97
Table 5-5. Package thermal characteristics ⁽¹⁾	99
Table 6-1. Part ordering code for GD32E503xx devices	101
Table 7-1. Revision history	102



1. General description

The GD32E503xx device belongs to the high performance line of GD32 MCU family. It is a new 32-bit general-purpose microcontroller based on the Arm® Cortex®-M33 core. The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption. The processor is based on the ARMv8 architecture and supports a powerful and scalable instruction set including general data processing I/O control tasks, advanced data processing bit field manipulations and DSP.

The GD32E503xx device incorporates the Arm® Cortex®-M33 32-bit processor core operating at up to 180 MHz frequency with Flash accesses 0~4 waiting time to obtain maximum efficiency. It provides up to 512 KB embedded Flash memory and up to 128 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer three 12-bit ADCs, two DACs, up to nine general 16-bit timers, a general 32-bit timer, two basic timers, two PWM advanced timers, as well as standard and advanced communication interfaces: up to three SPIs, three I2Cs, six USARTs, two I2Ss, a SDIO, an USBD and two CANs. Additional peripherals as super high-resolution Timer (SHRTIMER), EXMC interface, Serial/Quad Parallel Interface (SQPI) are included.

The device operates from a 1.62 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32E503xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike, optical module and so on.





2. Device overview

2.1. Device information

Table 2-1. GD32E503xx devices features and peripheral list

Part Number		GD32E503xx							
P	art Number	СС	CE	RC	RE	VC	VE	ZC	ZE
F	FLASH (KB)	256	512	256	512	256	512	256	512
SRAM (KB)		96	128	96	128	96	128	96	128
	General	3	9	3	9	3	9	3	9
	timer(16-bit)	(2-4)	(2-4,8-13)	(2-4)	(2-4,8-13)	(2-4)	(2-4,8-13)	(2-4)	(2-4,8-13)
	General	1	1	1	1	1	1	1	1
	timer(32-bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	Advanced	1	1	2	2	2	2	2	2
ers	timer(16-bit)	(0)	(0)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)	(0,7)
Timers	SysTick	1	1	1	1	1	1	1	1
	Basic	2	2	2	2	2	2	2	2
	timer(16-bit)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)	(5-6)
	SHRTIMER	1	1	1	1	1	1	1	1
	Watchdog	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1
	USART	3	3	4	4	4	4	4	4
		(0-2)	(0-2)	(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)	(0-2,5)
	UART I2C	0	0	2	2	2	2	2	2
		O	O	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)	(3-4)
<u>i</u>		3	3	3	3	3	3	3	3
Connectivity		(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)	(0-2)
nne	SPI/I2S	3/2	3/2	3/2	3/2	3/2	3/2	3/2	3/2
ပိ		(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)	(0-2)/(1-2)
	SDIO	0	0	1	1	1	1	1	1
	CAN	2	2	2	2	2	2	2	2
	CAN	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)	(0-1)
	USBD	1	1	1	1	1	1	1	1
	GPIO	37	37	51	51	80	80	112	112
	EXMC	0	0	0	0	1	1	1	1
	DAC	2	2	2	2	2	2	2	2
ပ္	Units	3	3	3	3	3	3	3	3
ADC	Channels	10	10	16	16	16	16	21	21
	Package	LQF	P48	LQF	P64	LQFI	P100	LQF	P144



2.2. Block diagram

SW/JTAG TPIU POR/PDR Code Flash ARM Cortex-M33 Memory Controller Memory Processor Fmax:180MHz PLL Fmax:180MHz System NVIC LDO FMC SQPI CRC RCU SDIO 1.1V GP DMA 12 chs AHB Peripherals IRC 8MHz AHB Matrix SRAM Controller SRAM EXMC HXTAL 4-32MHz AHB to APB AHB to APB Bridge2 Bridge1 LVD Interrput request Powered By VDDA USART0 USBD USART5 Slave CAN0 SPI0 WWDGT 12-bit SAR ADC ADC0~2 TIMER1~3 Powered By VDD EXTI I2S1~2 GPIOA USART1~2 **GPIOB** I2C0~2 GPIOC 12C2 GPIOD FWDGT **GPIOE** RTC **GPIOF** DAC GPIOG TIMER4~6 TIMER0 UART3~4 TIMER7 CAN1 TIMER8~10 TIMER 11~13 SHRTIMER (

Figure 2-1. GD32E503xx block diagram

СТС



2.3. Pinouts and pin assignment

Figure 2-2. GD32E503Zx LQFP144 pinouts






Figure 2-3. GD32E503Vx LQFP100 pinouts






Figure 2-4. GD32E503Rx LQFP64 pinouts





Figure 2-5. GD32E503Cx LQFP48 pinouts





2.4. Memory map

Table 2-2. GD32E503xx memory map


Pre-defined Regions	Bus	Address	Peripherals
		0xC000 0000 - 0xDFFF FFFF	Reserved
External		0xB000 0000 - 0xBFFF FFFF	SQPI_PSRAM(MEM)
device		0xA000 1400 - 0xAFFF FFFF	Reserved
device		0xA000 1000 - 0xA000 13FF	SQPI_PSRAM(REG)
	AHB3	0xA000 0000 - 0xA000 0FFF	EXMC - SWREG
		0x9000 0000 - 0x9FFF FFFF	EXMC - PC CARD
External RAM		0x7000 0000 - 0x8FFF FFFF	EXMC - NAND
External NAM		0x6000 0000 - 0x6FFF FFFF	EXMC - NOR/PSRAM/SRAM
		0x5000 0000 - 0x5003 FFFF	Reserved
		0x4008 0400 - 0x4FFF FFFF	Reserved
		0x4008 0000 - 0x4008 03FF	Reserved
		0x4004 0000 - 0x4007 FFFF	Reserved
		0x4002 BC00 - 0x4003 FFFF	Reserved
		0x4002 B000 - 0x4002 BBFF	Reserved
		0x4002 A000 - 0x4002 AFFF	Reserved
		0x4002 8000 - 0x4002 9FFF	Reserved
		0x4002 6800 - 0x4002 7FFF	Reserved
		0x4002 6400 - 0x4002 67FF	Reserved
		0x4002 6000 - 0x4002 63FF	Reserved
		0x4002 5000 - 0x4002 5FFF	Reserved
		0x4002 4000 - 0x4002 4FFF	Reserved
Devisheral	AHB1	0x4002 3C00 - 0x4002 3FFF	Reserved
Peripheral		0x4002 3800 - 0x4002 3BFF	Reserved
		0x4002 3400 - 0x4002 37FF	Reserved
		0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2C00 - 0x4002 2FFF	Reserved
		0x4002 2800 - 0x4002 2BFF	Reserved
		0x4002 2400 - 0x4002 27FF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1C00 - 0x4002 1FFF	Reserved
		0x4002 1800 - 0x4002 1BFF	Reserved
		0x4002 1400 - 0x4002 17FF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0C00 - 0x4002 0FFF	Reserved
		0x4002 0800 - 0x4002 0BFF	Reserved
		0x4002 0400 - 0x4002 07FF	DMA1



Pre-defined			DOZEGOOXXD
Regions	Bus	Address	Peripherals
		0x4002 0000 - 0x4002 03FF	DMA0
		0x4001 8400 - 0x4001 FFFF	Reserved
		0x4001 8000 - 0x4001 83FF	SDIO
		0x4001 7C00 - 0x4001 7FFF	Reserved
		0x4001 7800 - 0x4001 7BFF	Reserved
		0x4001 7400 - 0x4001 77FF	SHRTIMER
		0x4001 7000 - 0x4001 73FF	USART5
		0x4001 6C00 - 0x4001 6FFF	Reserved
		0x4001 6800 - 0x4001 6BFF	Reserved
		0x4001 5C00 - 0x4001 67FF	Reserved
		0x4001 5800 - 0x4001 5BFF	Reserved
		0x4001 5400 - 0x4001 57FF	TIMER10
		0x4001 5000 - 0x4001 53FF	TIMER9
		0x4001 4C00 - 0x4001 4FFF	TIMER8
		0x4001 4800 - 0x4001 4BFF	Reserved
		0x4001 4400 - 0x4001 47FF	Reserved
		0x4001 4000 - 0x4001 43FF	Reserved
	APB2	0x4001 3C00 - 0x4001 3FFF	ADC2
	AFDZ	0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	TIMER7
		0x4001 3000 - 0x4001 33FF	SPI0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	ADC1
		0x4001 2400 - 0x4001 27FF	ADC0
		0x4001 2000 - 0x4001 23FF	GPIOG
		0x4001 1C00 - 0x4001 1FFF	GPIOF
		0x4001 1800 - 0x4001 1BFF	GPIOE
		0x4001 1400 - 0x4001 17FF	GPIOD
		0x4001 1000 - 0x4001 13FF	GPIOC
		0x4001 0C00 - 0x4001 0FFF	GPIOB
		0x4001 0800 - 0x4001 0BFF	GPIOA
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	AFIO
		0x4000 CC00 - 0x4000 FFFF	Reserved
		0x4000 CC00 - 0x4000 CFFF	Reserved
		0x4000 C800 - 0x4000 CBFF	CTC
	APB1	0x4000 C400 - 0x4000 C7FF	Reserved
		0x4000 C000 - 0x4000 C3FF	I2C2
		0x4000 8C00 - 0x4000 BFFF	Reserved
		0x4000 8800 - 0x4000 8BFF	Reserved



Pre-defined			BOZEGOOXXE
Regions	Bus	Address	Peripherals
		0x4000 8400 - 0x4000 87FF	USBSRAM_B
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	Reserved
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6C00 - 0x4000 6FFF	BKP
		0x4000 6800 - 0x4000 6BFF	CAN1
		0x4000 6400 - 0x4000 67FF	CAN0
		0x4000 6000 - 0x4000 63FF	Shared USBD/CAN SRAM 512 bytes
		0x4000 5C00 - 0x4000 5FFF	USBD
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 5000 - 0x4000 53FF	UART4
		0x4000 4C00 - 0x4000 4FFF	UART3
		0x4000 4800 - 0x4000 4BFF	USART2
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	I2S2_add
		0x4000 3C00 - 0x4000 3FFF	SPI2/I2S2
		0x4000 3800 - 0x4000 3BFF	SPI1/I2S1
		0x4000 3400 - 0x4000 37FF	I2S1_add
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1C00 - 0x4000 1FFF	TIMER12
		0x4000 1800 - 0x4000 1BFF	TIMER11
		0x4000 1400 - 0x4000 17FF	TIMER6
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0C00 - 0x4000 0FFF	TIMER4
		0x4000 0800 - 0x4000 0FF	TIMER3
		0x4000 0400 - 0x4000 0BFF 0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0400 - 0x4000 07FF 0x4000 0000 - 0x4000 03FF	TIMER1
		0x2007 0000 - 0x3FFF FFFF	Reserved
		0x2007 0000 - 0x3FFF FFFF 0x2006 0000 - 0x2006 FFFF	Reserved
SRAM	AHB	0x2006 0000 - 0x2006 FFFF 0x2003 0000 - 0x2005 FFFF	Reserved
SIVAIVI	VI ID		
		0x2002 0000 - 0x2002 FFFF	Reserved
		0x2000 0000 - 0x2001 FFFF	SRAM






Pre-defined Regions	Bus	Address	Peripherals	
		0x1FFF F810 - 0x1FFF FFFF	Reserved	
		0x1FFF F800 - 0x1FFF F80F	Option Bytes	
		0x1FFF E000 - 0x1FFF F7FF	Boot loader	
		0x1FFF 7800 - 0x1FFF DFFF	Reserved	
		0x1FFF 7000 - 0x1FFF 77FF	OTP	
		0x1FFF 0000 - 0x1FFF 6FFF	Reserved	
	АНВ		0x1FFE C010 - 0x1FFE FFFF	Reserved
		0x1FFE C000 - 0x1FFE C00F	Reserved	
		AHB	0x1001 0000 - 0x1FFE BFFF	Reserved
Code			0x1000 0000 - 0x1000 FFFF	Reserved
		0x083C 0000 - 0x0FFF FFFF	Reserved	
		0x0830 0000 - 0x083B FFFF	Reserved	
		0x0808 0000 - 0x082F FFFF	Reserved	
			0x0800 0000 - 0x0807 FFFF	Main Flash
		0x0030 0000 - 0x07FF FFFF	Reserved	
		0x0010 0000 - 0x002F FFFF	Reserved	
		0x0008 0000 - 0x000F FFFF	Reserved	
		0x0002 0000 - 0x0007 FFFF	Aliased to Main Flash	
		0x0000 0000 - 0x0001 FFFF	or Boot loader	



2.5. Clock tree

Figure 2-6. GD32E503xx clock tree



Note:

The TIMERs are clocked by the clock divided from CK_APB2 and CK_APB1. The frequency of TIMERs clock is equal to CK_APBx(APB prescaler is 1), twice the CK_APBx(APB prescaler is not 1).

Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillator IRC40K: Internal 40K RC oscillator IRC48M: Internal 48M RC oscillator



2.6. Pin definitions

2.6.1. GD32E503Zx LQFP144 pin definitions

Table 2-3. GD32E503Zx LQFP144 pin definitions

		Pin	I/O	
Pin Name	Pins		Level ⁽²⁾	Functions description ⁽³⁾
PE2	1	I/O	5VT	Default: PE2 Alternate2: EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate2: EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate2: EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate2: EXMC_A21 Remap: TIMER8_CH0 ⁽⁴⁾
PE6	5	I/O	5VT	Default: PE6 Alternate2: EXMC_A22, WKUP2 Remap: TIMER8_CH1 ⁽⁴⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	8	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate2: OSC32OUT
PF0	10	I/O	5VT	Default: PF0 Alternate2: EXMC_A0, SQPI_D0 Remap: CTC_SYNC
PF1	11	I/O	5VT	Default: PF1 Alternate2: EXMC_A1
PF2	12	I/O	5VT	Default: PF2 Alternate2: EXMC_A2, SQPI_D2
PF3	13	I/O	5VT	Default: PF3 Alternate2: EXMC_A3
PF4	14	I/O	5VT	Default: PF4 Alternate2: EXMC_A4, SQPI_D1
PF5	15	I/O	5VT	Default: PF5 Alternate2: EXMC_A5
V _{SS_5}	16	Р		Default: V _{SS_5}
V_{DD_5}	17	Р		Default: V _{DD_5}



				ODOZEOOOXX Datasrict
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PF6	18	I/O		Default: PF6 Alternate2: ADC2_IN4, EXMC_NIORD, SQPI_CSN
				Remap: TIMER9_CH0 ⁽⁴⁾
PF7	19	I/O		Default: PF7 Alternate2: ADC2_IN5, EXMC_NREG Remap: TIMER10_CH0 ⁽⁴⁾
PF8	20	I/O		Default: PF8 Alternate2: ADC2_IN6, EXMC_NIOWR, WKUP7, SQPI_CLK Remap: TIMER12_CH0 ⁽⁴⁾
PF9	21	I/O		Default: PF9 Alternate2: ADC2_IN7, EXMC_CD Remap: TIMER13_CH0 ⁽⁴⁾
PF10	22	I/O		Default: PF10 Alternate2: ADC2_IN8, EXMC_INTR, SQPI_D3
OSCIN	23	ı		Default: OSCIN Remap: PD0
OSCOUT	24	0		Default: OSCOUT Remap: PD1
NRST	25	I/O		Default: NRST
PC0	26	I/O		Default: PC0 Alternate2: ADC012_IN10
PC1	27	I/O		Default: PC1 Alternate2: ADC012_IN11
PC2	28	I/O		Default: PC2 Alternate1: I2S1_ADD_SD Alternate2: ADC012_IN12
PC3	29	I/O		Default: PC3 Alternate2: ADC012_IN13
Vssa	30	Р		Default: V _{SSA}
V _{REF} -	31	Р		Default: V _{REF} -
V _{REF+}	32	Р		Default: V _{REF+}
V _{DDA}	33	Р		Default: V _{DDA}
PA0-WKUP0	34	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	35	I/O		Default: PA1 Alternate2: USART1_RTS, ADC012_IN1, TIMER4_CH1, TIMER1_CH1
PA2	36	I/O		Default: PA2 Alternate2: USART1_TX, TIMER4_CH2, ADC012_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, SPI0_IO2, WKUP3



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Default: PA3
PA3	37	I/O		Alternate2: USART1_RX, TIMER4_CH3, ADC012_IN3,
				TIMER1_CH3, TIMER8_CH1(4), SPI0_IO3
V _{SS_4}	38	Р		Default: V _{SS_4}
V _{DD_4}	39	Р		Default: V _{DD_4}
				Default: PA4
				Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0,
PA4	40	I/O		ADC01_IN4
				Remap: SPI2_NSS, I2S2_WS
				Default: PA5
PA5	41	I/O		Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1
				Default: PA6
				Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6,
PA6	42	I/O		TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾
				Remap: TIMER0_BRKIN
				Default: PA7
				Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7,
PA7	43	I/O		TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾
				Remap: TIMER0_CH0_ON
				Default: PC4
PC4	44	I/O		Alternate2: ADC01_IN14
				Default: PC5
PC5	45	I/O		Alternate2: ADC01_IN15, WKUP4
				Default: PB0
PB0	46	I/O		Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON
				Remap: TIMER0_CH1_ON
				Default: PB1
55.4				Alternate1: SHRTIMER_SCOUT
PB1	47	I/O		Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON
				Remap: TIMER0_CH2_ON
				Default: PB2, BOOT1
PB2	48	I/O	5VT	Alternate1: SHRTIMER_SCIN
DE44	40	1/0	<i></i>	Default: PF11
PF11	49	I/O	5VT	Alternate2: EXMC_NIOS16
DE40	F.0	1/0	E\	Default: PF12
PF12	50	I/O	5VT	Alternate2: EXMC_A6
V _{SS_6}	51	Р		Default: V _{SS_6}
V_{DD_6}	52	Р		Default: V _{DD_6}
				Default: PF13
PF13	53	I/O	5VT	Alternate2: EXMC_A7
DE4.4	<i>-</i> .		<i></i>	Default: PF14
PF14	54	I/O	5VT	Alternate2: EXMC_A8



				GD32L303XX DataSHet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PF15	55	I/O	5VT	Default: PF15 Alternate2: EXMC_A9
PG0	56	I/O	5VT	Default: PG0 Alternate2: EXMC_A10
PG1	57	I/O	5VT	Default: PG1 Alternate2: EXMC_A11
PE7	58	I/O	5VT	Default: PE7 Alternate2: EXMC_D4 Remap: TIMER0_ETI
PE8	59	I/O	5VT	Default: PE8 Alternate2: EXMC_D5 Remap: TIMER0_CH0_ON
PE9	60	I/O	5VT	Default: PE9 Alternate2: EXMC_D6 Remap: TIMER0_CH0
Vss_7	61	Р		Default: Vss_7
V _{DD_7}	62	Р		Default: V _{DD_7}
PE10	63	I/O	5VT	Default: PE10 Alternate2: EXMC_D7 Remap: TIMER0_CH1_ON
PE11	64	I/O	5VT	Default: PE11 Alternate2: EXMC_D8 Remap: TIMER0_CH1
PE12	65	I/O	5VT	Default: PE12 Alternate2: EXMC_D9 Remap: TIMER0_CH2_ON
PE13	66	I/O	5VT	Default: PE13 Alternate2: EXMC_D10 Remap: TIMER0_CH2
PE14	67	I/O	5VT	Default: PE14 Alternate2: EXMC_D11 Remap: TIMER0_CH3
PE15	68	I/O	5VT	Default: PE15 Alternate2: EXMC_D12 Remap: TIMER0_BRKIN
PB10	69	I/O	5VT	Default: PB10 Alternate1: SHRTIMER_FLT2 Alternate2: I2C1_SCL, USART2_TX Remap: TIMER1_CH2
PB11	70	I/O	5VT	Default: PB11 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3



				GD3ZE303XX DataSHee
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
Vss_1	71	Р		Default: Vss_1
V _{DD_1}	72	Р		Default: V _{DD_1}
PB12	73	I/O	5VT	Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX
PB13	74	I/O	5VT	Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS, TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME
PB14	75	I/O	5VT	Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
PB15	76	I/O	5VT	Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6
PD8	77	I/O	5VT	Default: PD8 Alternate2: EXMC_D13 Remap: USART2_TX
PD9	78	I/O	5VT	Default: PD9 Alternate2: EXMC_D14 Remap: USART2_RX
PD10	79	I/O	5VT	Default: PD10 Alternate2: EXMC_D15 Remap: USART2_CK
PD11	80	I/O	5VT	Default: PD11 Alternate2: EXMC_A16/EXMC_CLE Remap: USART2_CTS
PD12	81	I/O	5VT	Default: PD12 Alternate2: EXMC_A17/EXMC_ALE Remap: TIMER3_CH0, USART2_RTS
PD13	82	I/O	5VT	Default: PD13 Alternate2: EXMC_A18 Remap: TIMER3_CH1
Vss_8	83	Р		Default: Vss_8
V_{DD_8}	84	Р		Default: V _{DD_8}
PD14	85	I/O	5VT	Default: PD14 Alternate2: EXMC_D0 Remap: TIMER3_CH2
PD15	86	I/O	5VT	Default: PD15 Alternate2: EXMC_D1



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Description Chip CTC CVNC
				Remap: TIMER3_CH3, CTC_SYNC
PG2	87	I/O	5VT	Default: PG2 Alternate2: EXMC_A12
PG3	88	I/O	5VT	Default: PG3 Alternate2: EXMC A13
PG4	89	I/O	5VT	Default: PG4
				Alternate2: EXMC_A14, SQPI_CSN Default: PG5
PG5	90	I/O	5VT	Alternate2: EXMC_A15
PG6	91	I/O	5VT	Default: PG6 Alternate1: SHRTIMER_ST4CH0 Alternate2: EXMC_INT1, SQPI_D1
PG7	92	I/O	5VT	Default: PG7 Alternate1: SHRTIMER_ST4CH1, USART5_CK Alternate2: EXMC_INT2
PG8	93	I/O	5VT	Default: PG8 Alternate2: SQPI_D2
V _{SS_9}	94	Р		Default: V _{SS 9}
V _{DD_9}	95	P		Default: V _{DD_9}
PC6	96	I/O	5VT	Default: PC6 Alternate1: SHRTIMER_EXEV9, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0, SDIO_D6 Remap: TIMER2_CH0
PC7	97	I/O	5VT	Default: PC7 Alternate1: SHRTIMER_FLT4, USART5_RX Alternate2: I2S2_MCK, TIMER7_CH1, SDIO_D7 Remap: TIMER2_CH1
PC8	98	I/O	5VT	Default: PC8 Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2, SDIO_D0 Remap: TIMER2_CH2
PC9	99	I/O	5VT	Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3, SDIO_D1 Remap: TIMER2_CH3
PA8	100	I/O	5VT	Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, CTC_SYNC
PA9	101	I/O	5VT	Default: PA9 Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1
PA10	102	I/O	5VT	Default: PA10



Pin Name	Pins	Pin	I/O	Functions description ⁽³⁾
T III Nullio		Type ⁽¹⁾	Level ⁽²⁾	r unouone decompacin
				Alternate1: SHRTIMER_ST1CH0
				Alternate2: USART0_RX, TIMER0_CH2
PA11	103	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX,USBDM, TIMER0_CH3
PA12	104	I/O	5VT	Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI
PA13	105	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	106			-
V _{SS_2}	107	Р		Default: Vss_2
V _{DD_2}	108	Р		Default: V _{DD_2}
PA14	109	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	110	I/O	5VT	Default: JTDI Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	111	I/O	5VT	Default: PC10 Alternate1: I2C2_SCL Alternate2: UART3_TX, SDIO_D2 Remap: USART2_TX, SPI2_SCK, I2S2_CK
PC11	112	I/O	5VT	Default: PC11 Alternate1: SHRTIMER_EXEV1, I2S2_ADD_SD Alternate2: UART3_RX, SDIO_D3 Remap: USART2_RX, SPI2_MISO
PC12	113	I/O	5VT	Default: PC12 Alternate1: SHRTIMER_EXEV0 Alternate2: UART4_TX, SDIO_CK Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD0	114	I/O	5VT	Default: PD0 Alternate2: EXMC_D2 Remap: CAN0_RX
PD1	115	I/O	5VT	Default: PD1 Alternate2: EXMC_D3 Remap: CAN0_TX
PD2	116	I/O	5VT	Default: PD2 Alternate2: TIMER2_ETI, UART4_RX, SDIO_CMD
PD3	117	I/O	5VT	Default: PD3 Alternate2: EXMC_CLK



				GD3ZL303XX DataSHE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Remap: USART1_CTS
PD4	118	I/O	5VT	Default: PD4 Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE Remap: USART1_RTS
PD5	119	I/O	5VT	Default: PD5 Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX
Vss_10	120			Default: V _{SS_10}
V _{DD_10}	121			Default: V _{DD 10}
PD6	122	I/O	5VT	Default: PD6 Alternate2: EXMC_NWAIT Remap: USART1_RX
PD7	123	I/O	5VT	Default: PD7 Alternate2: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK
PG9	124	I/O	5VT	Default: PG9 Alternate1: USART5_RX Alternate2: EXMC_NE1, EXMC_NCE2
PG10	125	I/O	5VT	Default: PG10 Alternate1: SHRTIMER_FLT4 Alternate2: EXMC_NCE3_0, EXMC_NE2
PG11	126	I/O	5VT	Default: PG11 Alternate1: SHRTIMER_EXEV3 Alternate2: EXMC_NCE3_1
PG12	127	I/O	5VT	Default: PG12 Alternate1: SHRTIMER_EXEV4 Alternate2: EXMC_NE3
PG13	128	I/O	5VT	Default: PG13 Alternate1: SHRTIMER_EXEV9 Alternate2: EXMC_A24
PG14	129	I/O	5VT	Default: PG14 Alternate1: USART5_TX Alternate2: EXMC_A25
Vss_11	130	Р		Default: Vss_11
V _{DD_11}	131	Р		Default: V _{DD_11}
PG15	132	I/O	5VT	Default: PG15
PB3	133	I/O	5VT	Default: JTDO Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8 Alternate2: SPI2_SCK, I2S2_CK Remap: TIMER1_CH1, PB3, SPI0_SCK



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PB4	134	I/O	5VT	Default: NJTRST Alternate1: SHRTIMER_EXEV6, I2C2_SDA, I2S2_ADD_SD Alternate2: SPI2_MISO, I2C0_TXFRAME Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	135	I/O		Default: PB5 Alternate1: SHRTIMER_EXEV5, I2C2_SCL Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD, WKUP5 Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	136	I/O	5VT	Default: PB6 Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3 Alternate2: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX, SPI0_IO2
PB7	137	I/O	5VT	Default: PB7 Alternate1: SHRTIMER_EXEV2 Alternate2: I2C0_SDA , TIMER3_CH1, EXMC_NADV Remap: USART0_RX, SPI0_IO3
воото	138	I		Default: BOOT0
PB8	139	I/O	5VT	Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA Alternate2: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽⁴⁾ Remap: I2C0_SCL, CAN0_RX
PB9	140	I/O	5VT	Default: PB9 Alternate1: SHRTIMER_EXEV4 Alternate2: TIMER3_CH3, SDIO_D5, TIMER10_CH0 ⁽⁴⁾ Remap: I2C0_SDA, CAN0_TX
PE0	141	I/O	5VT	Default: PE0 Alternate1: SHRTIMER_SCIN Alternate2: TIMER3_ETI, EXMC_NBL0
PE1	142	I/O	5VT	Default: PE1 Alternate1: SHRTIMER_SCOUT Alternate2: EXMC_NBL1
V _{SS_3}	143	Р		Default: Vss_3
V_{DD_3}	144	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.

Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.

Remap: A group of the specified module functions can be mapped to the specified pins



by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.

(4) Functions are available in GD32E503xE devices.



2.6.2. GD32E503Vx LQFP100 pin definitions

Table 2-4. GD32E503Vx LQFP100 pin definitions

14510 2 41 0		OUTX E	<u> </u>	pin definitions
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PE2	1	I/O	5VT	Default: PE2 Alternate2: EXMC_A23
PE3	2	I/O	5VT	Default: PE3 Alternate2: EXMC_A19
PE4	3	I/O	5VT	Default: PE4 Alternate2: EXMC_A20
PE5	4	I/O	5VT	Default: PE5 Alternate2: EXMC_A21 Remap: TIMER8_CH0 ⁽⁴⁾
PE6	5	I/O	5VT	Default: PE6 Alternate2: EXMC_A22, WKUP2 Remap: TIMER8_CH1 ⁽⁴⁾
V _{BAT}	6	Р		Default: V _{BAT}
PC13- TAMPER- RTC	7	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	8	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	9	I/O		Default: PC15 Alternate2: OSC32OUT
V _{SS_5}	10	Р		Default: Vss_5
V _{DD_5}	11	Р		Default: V _{DD_5}
OSCIN	12	I		Default: OSCIN Remap: PD0
OSCOUT	13	0		Default: OSCOUT Remap: PD1
NRST	14	I/O		Default: NRST
PC0	15	I/O		Default: PC0 Alternate2: ADC012_IN10
PC1	16	I/O		Default: PC1 Alternate2: ADC012_IN11
PC2	17	I/O		Default: PC2 Alternate1: I2S1_ADD_SD Alternate2: ADC012_IN12
PC3	18	I/O		Default: PC3 Alternate2: ADC012_IN13
V _{SSA}	19	Р		Default: V _{SSA}
V _{REF} -	20	Р		Default: V _{REF} -



				GD3ZL303XX DataSH
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
V _{REF+}	21	Р		Default: V _{REF+}
V _{DDA}	22	Р		Default: V _{DDA}
PA0-WKUP0	23	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	24	I/O		Default: PA1 Alternate2: USART1_RTS, ADC012_IN1, TIMER4_CH1, TIMER1_CH1
PA2	25	I/O		Default: PA2 Alternate2: USART1_TX, TIMER4_CH2, ADC012_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, SPI0_IO2, WKUP3
PA3	26	I/O		Default: PA3 Alternate2: USART1_RX, TIMER4_CH3, ADC012_IN3, TIMER1_CH3, TIMER8_CH1 ⁽⁴⁾ , SPI0_IO3
V _{SS_4}	27	Р		Default: V _{SS_4}
V _{DD_4}	28	Р		Default: V _{DD_4}
PA4	29	I/O		Default: PA4 Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4 Remap: SPI2_NSS, I2S2_WS
PA5	30	I/O		Default: PA5 Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1
PA6	31	I/O		Default: PA6 Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN
PA7	32	I/O		Default: PA7 Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾ Remap: TIMER0_CH0_ON
PC4	33	I/O		Default: PC4 Alternate2: ADC01_IN14
PC5	34	I/O		Default: PC5 Alternate2: ADC01_IN15, WKUP4
PB0	35	I/O		Default: PB0 Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON
PB1	36	I/O		Default: PB1 Alternate1: SHRTIMER_SCOUT Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON



Pin Na	ame	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
					Remap: TIMER0_CH2_ON
DD	0	0.7	1/0	5) /T	Default: PB2, BOOT1
PB2	2	37	I/O	5VT	Alternate1: SHRTIMER_SCIN
					Default: PE7
PE	7	38	I/O	5VT	Alternate2: EXMC_D4
					Remap: TIMER0_ETI
					Default: PE8
PE	8	39	I/O	5VT	Alternate2: EXMC_D5
					Remap: TIMER0_CH0_ON
					Default: PE9
PES	9	40	I/O	5VT	Alternate2: EXMC_D6
					Remap: TIMER0_CH0
					Default: PE10
PE1	0	41	I/O	5VT	Alternate2: EXMC_D7
					Remap: TIMER0_CH1_ON
					Default: PE11
PE1	1	42	I/O	5VT	Alternate2: EXMC_D8
					Remap: TIMER0_CH1
					Default: PE12
PE1	2	43	I/O	5VT	Alternate2: EXMC_D9
					Remap: TIMER0_CH2_ON
					Default: PE13
PE1	3	44	I/O	5VT	Alternate2: EXMC_D10
					Remap: TIMER0_CH2
					Default: PE14
PE1	4	45	I/O	5VT	Alternate2: EXMC_D11
					Remap: TIMER0_CH3
					Default: PE15
PE1	5	46	I/O	5VT	Alternate2: EXMC_D12
					Remap: TIMER0_BRKIN
					Default: PB10
PB1	0	47	I/O	5VT	Alternate1: SHRTIMER_FLT2
'5'	U	7'	1/0	3 7 1	Alternate2: I2C1_SCL, USART2_TX
					Remap: TIMER1_CH2
					Default: PB11
PB1	11 48 I/O	I/O	5VT	Alternate1: SHRTIMER_FLT3	
	•	.0	., 0		Alternate2: I2C1_SDA, USART2_RX
					Remap: TIMER1_CH3
Vss_	_1	49	Р		Default: Vss_1
V _{DD}	_1	50	Р		Default: V _{DD_1}
					Default: PB12
PB1	2	51	I/O	5VT	Alternate1: SHRTIMER_ST2CH0
					Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA,



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				USART2_CK, TIMER0_BRKIN, CAN1_RX
PB13	52	I/O	5VT	Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS, TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME
PB14	53	I/O	5VT	Default: PB14 Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS, TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
PB15	54	I/O	5VT	Default: PB15 Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD, TIMER11_CH1 ⁽⁴⁾ , WKUP6
PD8	55	I/O	5VT	Default: PD8 Alternate2: EXMC_D13 Remap: USART2_TX
PD9	56	I/O	5VT	Default: PD9 Alternate2: EXMC_D14 Remap: USART2_RX
PD10	57	I/O	5VT	Default: PD10 Alternate2: EXMC_D15 Remap: USART2_CK
PD11	58	I/O	5VT	Default: PD11 Alternate2: EXMC_A16/EXMC_CLE Remap: USART2_CTS
PD12	59	I/O	5VT	Default: PD12 Alternate2: EXMC_A17/EXMC_ALE Remap: TIMER3_CH0, USART2_RTS
PD13	60	I/O	5VT	Default: PD13 Alternate2: EXMC_A18 Remap: TIMER3_CH1
PD14	61	I/O	5VT	Default: PD14 Alternate2: EXMC_D0 Remap: TIMER3_CH2
PD15	62	I/O	5VT	Default: PD15 Alternate2: EXMC_D1 Remap: TIMER3_CH3, CTC_SYNC
PC6	63	I/O	5VT	Default: PC6 Alternate1: SHRTIMER_EXEV9, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0, SDIO_D6 Remap: TIMER2_CH0
PC7	64	I/O	5VT	Default: PC7 Alternate1: SHRTIMER_FLT4, USART5_RX



				GD32E303XX DataSili
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate2: I2S2_MCK, TIMER7_CH1, SDIO_D7
PC8	65	I/O	5VT	Remap: TIMER2_CH1 Default: PC8 Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2, SDIO_D0 Remap: TIMER2_CH2
PC9	66	I/O	5VT	Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3, SDIO_D1 Remap: TIMER2_CH3
PA8	67	I/O	5VT	Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, CTC_SYNC
PA9	68	I/O	5VT	Default: PA9 Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1
PA10	69	I/O	5VT	Default: PA10 Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2
PA11	70	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	71	I/O	5VT	Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI
PA13	72	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
NC	73			-
Vss_2	74	Р		Default: Vss_2
V_{DD_2}	75	Р		Default: V _{DD_2}
PA14	76	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	77	I/O	5VT	Default: JTDI Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PC10	78	I/O	5VT	Default: PC10 Alternate1: I2C2_SCL Alternate2: UART3_TX, SDIO_D2 Remap: USART2_TX, SPI2_SCK, I2S2_CK



Pin I/O	
Pin Name Pins Type ⁽¹⁾ Level ⁽²⁾ Functions description ⁽³⁾	
PC11 79 I/O 5VT Default: PC11 Alternate1: SHRTIMER_EXEV1, I2S2_ADD Alternate2: UART3_RX, SDIO_D3 Remap: USART2_RX, SPI2_MISO)_SD
PC12 80 I/O 5VT Default: PC12 Alternate1: SHRTIMER_EXEV0 Alternate2: UART4_TX, SDIO_CK Remap: USART2_CK, SPI2_MOSI, I2S2_S	SD
PD0 81 I/O 5VT Alternate2: EXMC_D2 Remap: CAN0_RX	
PD1 82 I/O 5VT Alternate2: EXMC_D3 Remap: CAN0_TX	
PD2 83 I/O 5VT Default: PD2 Alternate2: TIMER2_ETI, UART4_RX, SDIO	D_CMD
PD3 84 I/O 5VT Alternate2: EXMC_CLK Remap: USART1_CTS	
PD4 85 I/O 5VT Default: PD4 Alternate1: SHRTIMER_FLT2 Alternate2: EXMC_NOE Remap: USART1_RTS	
PD5 86 I/O 5VT Default: PD5 Alternate1: SHRTIMER_EXEV2 Alternate2: EXMC_NWE Remap: USART1_TX	
PD6 87 I/O 5VT Alternate2: EXMC_NWAIT Remap: USART1_RX	
PD7 88 I/O 5VT Alternate2: EXMC_NE0, EXMC_NCE1 Remap: USART1_CK	
PB3 89 I/O 5VT Default: JTDO Alternate1: SHRTIMER_SCOUT, SHRTIME Alternate2: SPI2_SCK, I2S2_CK Remap: TIMER1_CH1, PB3, SPI0_SCK	ER_EXEV8
PB4 90 I/O 5VT I2S2_ADD_SD Alternate2: SPI2_MISO, I2C0_TXFRAME Remap: TIMER2_CH0, PB4, SPI0_MISO	λ,
PB5 91 I/O Default: PB5	



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Alternate1: SHRTIMER_EXEV5, I2C2_SCL Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD, WKUP5
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	92	I/O	5VT	Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3
				Alternate2: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX, SPI0_I02
				Default: PB7
		I/O	5VT	Alternate1: SHRTIMER_EXEV2
PB7	93			Alternate2: I2C0_SDA , TIMER3_CH1, EXMC_NADV
				Remap: USART0_RX, SPI0_IO3
BOOT0	94	I		Default: BOOT0
	95	I/O	5VT	Default: PB8
PB8				Alternate1: SHRTIMER_EXEV7, I2C2_SDA
				Alternate2: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽⁴⁾ Remap: I2C0_SCL, CAN0_RX
				Default: PB9
	96	I/O	5VT	Alternate1: SHRTIMER EXEV4
PB9				Alternate2: TIMER3_CH3, SDIO_D5, TIMER10_CH0 ⁽⁴⁾
				Remap: I2C0_SDA, CAN0_TX
	97	I/O	5VT	Default: PE0
PE0				Alternate1: SHRTIMER_SCIN
				Alternate2: TIMER3_ETI, EXMC_NBL0
PE1	98	I/O	5VT	Default: PE1
				Alternate1: SHRTIMER_SCOUT
\/	00			Alternate2: EXMC_NBL1
Vss_3	99	Р		Default: V _{SS_3}
V_{DD_3}	100	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.
 - Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.
 - Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.
- (4) Functions are available in GD32E503xE devices.



2.6.3. GD32E503Rx LQFP64 pin definitions

Table 2-5. GD32E503Rx LQFP64 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
V _{BAT}	1	Р		Default: V _{BAT}
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1
PC14- OSC32IN	3	I/O		Default: PC14 Alternate2: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Alternate2: OSC32OUT
OSCIN	5	ı		Default: OSCIN
OSCOUT	6	0		Default: OSCOUT
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate2: ADC012_IN10
PC1	9	I/O		Default: PC1 Alternate2: ADC012_IN11
PC2	10	I/O		Default: PC2 Alternate1: I2S1_ADD_SD Alternate2: ADC012_IN12
PC3	11	I/O		Default: PC3 Alternate2: ADC012_IN13
Vssa	12	Р		Default: V _{SSA}
V_{DDA}	13	Р		Default: V _{DDA}
PA0-WKUP0	14	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0, TIMER7_ETI
PA1	15	I/O		Default: PA1 Alternate2: USART1_RTS, ADC012_IN1, TIMER4_CH1, TIMER1_CH1
PA2	16	I/O		Default: PA2 Alternate2: USART1_TX, TIMER4_CH2, ADC012_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, SPI0_IO2, WKUP3
PA3	17	I/O		Default: PA3 Alternate2: USART1_RX, TIMER4_CH3, ADC012_IN3, TIMER1_CH3, TIMER8_CH1 ⁽⁴⁾ , SPI0_IO3
V _{SS_4}	18	Р		Default: Vss_4
V _{DD_4}	19	Р		Default: V _{DD_4}
PA4	20	I/O		Default: PA4 Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0,



Pin Name Pin Type ⁽¹⁾ I/O Type ⁽¹⁾ Functions description ⁽³⁾ PA5 21 I/O ADC01_IN4 Remap: SPI2_NSS, I2S2_WS PA6 21 I/O Default: PA5 Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1 Default: PA6 Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN PA7 23 I/O Default: PA7 Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾ Remap: TIMER0_CH0_ON PC4 24 I/O Default: PC4 Alternate2: ADC01_IN14 PC5 25 I/O Default: PC4 Alternate2: ADC01_IN15, WKUP4 Default: PB0 Alternate2: ADC01_IN15, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON PB1 27 I/O Alternate2: ADC01_IN15, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON Default: PB1 Alternate1: SHRTIMER_SCIOUT Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON Default: PB10 Alternate1: SHRTIMER_SCIN Default: PB10 Alternate1: SHRTIMER_SCIN Default: PB10 Alternate1: SHRTIMER_FLT2 Alternate2: I2C1_SCL, USAR72_TX Remap: TIMER1_CH3 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SCL, USAR72_TX Remap: TIMER1_CH3 Default: PB11 Alternate1: SHRTIMER_ST2CH0 Alternate2: SP11_NSS, I2S1_WS, I2C1_SMBA, USAR72_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate2: SP11_NSS, I2S1_WS, I2C1_SMBA, USAR72_CK, TIMER0_CAN1_TX, I2C1_TXFRAME					GD32E303XX Datasnet			
PA5	Pin Name	Pins			Functions description ⁽³⁾			
PA5					ADC01_IN4			
PA6					Remap: SPI2_NSS, I2S2_WS			
Alternate2: SPI0_SCK, ADC01_INS, DAC_OUT1	PA5	21	I/O		Default: PA5			
PA6 22 I/O Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN Default: PA7 Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7, TIMER2_CH1, TIMER0_CH0_ON Default: PC4 Alternate2: ADC01_IN14 Default: PC5 Alternate2: ADC01_IN15, WKUP4 Default: PB0 Alternate2: ADC01_IN8, TIMER2_CH2, TIMER7_CH1_ON Remap: TIMER0_CH1_ON Remap: TIMER0_CH2_ON Default: PB1 Alternate2: ADC01_IN9, TIMER2_CH3, TIMER7_CH2_ON Remap: TIMER0_CH2_ON Default: PB1 Alternate1: SHRTIMER_SCIN Default: PB10 Alternate1: SHRTIMER_SCIN Default: PB10 Alternate1: SHRTIMER_SCIN Default: PB10 Alternate2: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 Alternate2: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Alternate2: I2C1_SDA, USART2_CH3 Alternate2: I2C1_SCA, USART2_CT3, I2C1_SMBA, USART2_CT3, I2C1_SMBA, USART2_CT3, I2C1_SDA	. 7.0		.,,		Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1			
PA7 23	PA6	22	I/O		Alternate2: SPI0_MISO, TIMER7_BRKIN, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾			
PA7 23					·			
PC4	PA7	23	I/O		Alternate2: SPI0_MOSI, TIMER7_CH0_ON, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾			
Alternate2: ADC01_IN14			.,,		-			
PC5	PC4	24	I/O		Alternate2: ADC01_IN14			
Alternate2: ADC01_IN15, WKUP4	PC5	25	1/0		Default: PC5			
PB0	1 00	23	1/0		Alternate2: ADC01_IN15, WKUP4			
Remap: TIMERO_CH1_ON								
PB1	PB0	26	26 I/O					
PB1					·			
PB1								
PB2 28 I/O 5VT Default: PB2, BOOT1 Alternate1: SHRTIMER_SCIN	PB1	27	I/O		_			
PB2 28 I/O 5VT Default: PB2, BOOT1 Alternate1: SHRTIMER_SCIN PB10 29 I/O 5VT Default: PB10 Alternate1: SHRTIMER_FLT2 Alternate2: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 PB11 30 I/O 5VT Default: PB11 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1 31 P Default: Vss_1 Vpd_1 32 P Default: Vbd_1 PB12 33 I/O 5VT Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX PB13 34 I/O 5VT Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
PB2 28 I/O 5VT Alternate1: SHRTIMER_SCIN PB10 29 I/O 5VT Alternate1: SHRTIMER_FLT2					·			
PB10 29 I/O 5VT Alternate1: SHRTIMER_FLT2 Alternate2: I2C1_SCL, USART2_TX Remap: TIMER1_CH2 PB11 30 I/O 5VT Default: PB11 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1 31 P Default: Vss_1 Vpd_1 32 P Default: Vpd_1 Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,	PB2	28	I/O	5VT				
PB10 29								
Alternate2: I2C1_SCL, USART2_TX	DD40	20	1/0	5\ /T	Alternate1: SHRTIMER_FLT2			
PB11 30 I/O 5VT Default: PB11 Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1 31 P Default: Vss_1 VDD_1 32 P Default: VDD_1 Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMERO_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,	PB10	29	1/0	501	Alternate2: I2C1_SCL, USART2_TX			
PB11 30 I/O 5VT Alternate1: SHRTIMER_FLT3 Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1 31 P Default: Vss_1 Vpd_1 32 P Default: Vpd_1 PB12 33 I/O 5VT Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX PB13 34 I/O 5VT Alternate1: SHRTIMER_ST2CH1 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,					Remap: TIMER1_CH2			
PB11 30 I/O 5VT Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1 31 P Default: Vss_1 Vpd_1 32 P Default: Vpd_1 Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,					Default: PB11			
Alternate2: I2C1_SDA, USART2_RX Remap: TIMER1_CH3 Vss_1	PB11	30	I/O	5VT				
Vss_1 31 P Default: Vss_1 VDD_1 32 P Default: VDD_1 PB12 33 I/O 5VT Default: PB12			,,,					
VDD_1 32 P Default: VDD_1 PB12 33 I/O 5VT Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX PB13 34 I/O 5VT Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
PB12 33 I/O 5VT Default: PB12 Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,		+						
PB12 33 I/O 5VT Alternate1: SHRTIMER_ST2CH0 Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA,	V_{DD_1}	32	Р		_			
PB12 33 I/O 5VT Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA, USART2_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
PB13 34 I/O USART2_CK, TIMER0_BRKIN, CAN1_RX Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,	PB12	33	I/O	5VT				
PB13 34 I/O 5VT Default: PB13 Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
PB13 34 I/O 5VT Alternate1: SHRTIMER_ST2CH1 Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
PB13 34 I/O 5VT Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,								
TIMERO CHO ON. CAN1 TX. I2C1 TXFRAME	PB13	34	I/O	5VT	_			
					TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME			



Pin Name					GD3ZE303XX Datasilet
PB14 35	Pin Name	Pins			Functions description ⁽³⁾
PB15 36	PB14	35	I/O	5VT	Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD Alternate2: SPI1_MISO, USART2_RTS,
PC6 37	PB15	36	I/O	5VT	Alternate1: SHRTIMER_ST3CH1 Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
PC7	PC6	37	I/O	5VT	Alternate1: SHRTIMER_EXEV9, USART5_TX Alternate2: I2S1_MCK, TIMER7_CH0, SDIO_D6
PC8 39 I/O 5VT Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER2_CH2 PC9 40 I/O 5VT Alternate2: TIMER2_CH2 Default: PC9 Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3, SDIO_D1 Alternate2: TIMER2_CH3 Default: PA8 Alternate2: USART0_CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, CTC_SYNC Default: PA9 PA9 42 I/O 5VT Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1 PA10 43 I/O 5VT Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2 PA11 44 I/O 5VT Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 PA12 45 I/O 5VT Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PC7	38	I/O	5VT	Alternate1: SHRTIMER_FLT4, USART5_RX Alternate2: I2S2_MCK, TIMER7_CH1, SDIO_D7
PC9 40 I/O 5VT Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3, SDIO_D1 Remap: TIMER2_CH3 PA8 41 I/O 5VT Default: PA8 Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, CTC_SYNC PA9 42 I/O 5VT Default: PA9 Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1 PA10 43 I/O 5VT Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2 PA11 44 I/O 5VT Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 PA12 45 I/O 5VT Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PC8	39	I/O	5VT	Alternate1: SHRTIMER_ST4CH0, USART5_CK Alternate2: TIMER7_CH2, SDIO_D0
PA8 41 I/O 5VT Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT, CTC_SYNC PA9 42 I/O 5VT Default: PA9 Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1 PA10 43 I/O 5VT Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2 PA11 44 I/O 5VT Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 PA12 45 I/O 5VT Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PC9	40	I/O	5VT	Alternate1: SHRTIMER_ST4CH1, I2C2_SDA Alternate2: TIMER7_CH3, SDIO_D1
PA9 42 I/O 5VT Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA Alternate2: USART0_TX, TIMER0_CH1 PA10 43 I/O 5VT Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2 PA11 44 I/O 5VT Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 PA12 45 I/O 5VT Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PA8	41	I/O	5VT	Alternate1: SHRTIMER_ST0CH0, I2C2_SCL Alternate2: USART0_CK, TIMER0_CH0, CK_OUT,
PA10 43 I/O 5VT Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2 Default: PA11 Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 Default: PA12 Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PA9	42	I/O	5VT	Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA
PA11 44 I/O 5VT Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3 Default: PA12 Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PA10	43	I/O	5VT	Alternate1: SHRTIMER_ST1CH0
PA12 45 I/O 5VT Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI	PA11	44	I/O	5VT	Alternate1: SHRTIMER_ST1CH1, USART5_TX Alternate2: USART0_CTS, CAN0_RX, USBDM,
PA13 46 I/O 5VT Default: JTMS. SWDIO	PA12	45	I/O	5VT	Alternate1: SHRTIMER_FLT0, USART5_RX Alternate2: USART0_RTS, CAN0_TX, USBDP,
-	PA13	46	I/O	5VT	Default: JTMS, SWDIO



				GD3ZE303XX DataSHE
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Remap: PA13
V _{SS_2}	47	Р		Default: V _{SS_2}
V _{DD_2}	48	Р		Default: V _{DD 2}
				Default: JTCK, SWCLK
PA14	49	I/O	5VT	Remap: PA14
				Default: JTDI
		.,,	_	Alternate1: SHRTIMER_FLT1
PA15	50	I/O	5VT	Alternate2: SPI2_NSS, I2S2_WS
				Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
				Default: PC10
D040	- 1	1/0	5) /T	Alternate1: I2C2_SCL
PC10	51	I/O	5VT	Alternate2: UART3_TX, SDIO_D2
				Remap: USART2_TX, SPI2_SCK, I2S2_CK
				Default: PC11
D044		1/0	5) /T	Alternate1: SHRTIMER_EXEV1, I2S2_ADD_SD
PC11	52 1/0	I/O	5VT	Alternate2: UART3_RX, SDIO_D3
				Remap: USART2_RX, SPI2_MISO
				Default: PC12
DC12	- 2	1/0	5\ /T	Alternate1: SHRTIMER_EXEV0
PC12	53	I/O	5VT	Alternate2: UART4_TX, SDIO_CK
				Remap: USART2_CK, SPI2_MOSI, I2S2_SD
PD2	54	I/O	5VT	Default: PD2
PD2	34	1/0	3 7 1	Alternate2: TIMER2_ETI, UART4_RX, SDIO_CMD
				Default: JTDO
PB3	55	I/O	5VT	Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8
F B3	55	1/0	371	Alternate2: SPI2_SCK, I2S2_CK
				Remap: TIMER1_CH1, PB3, SPI0_SCK
				Default: NJTRST
				Alternate1: SHRTIMER_EXEV6, I2C2_SDA,
PB4	56	I/O	5VT	I2S2_ADD_SD
				Alternate2: SPI2_MISO, I2C0_TXFRAME
				Remap: TIMER2_CH0, PB4, SPI0_MISO
				Default: PB5
PB5	57	I/O		Alternate1: SHRTIMER_EXEV5, I2C2_SCL
				Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD, WKUP5
				Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
				Default: PB6
PB6	58	I/O	5VT	Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3
				Alternate2: I2C0_SCL, TIMER3_CH0
				Remap: USART0_TX, CAN1_TX, SPI0_IO2
DD7	E0.	1/0	E\	Default: PB7
PB7	59	I/O	5VT	Alternate1: SHRTIMER_EXEV2
				Alternate2: I2C0_SDA , TIMER3_CH1



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Remap: USART0_RX, SPI0_IO3
воото	60	I		Default: BOOT0
PB8	61	I/O	5VT	Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA Alternate2: TIMER3_CH2, SDIO_D4, TIMER9_CH0 ⁽⁴⁾ Remap: I2C0_SCL, CAN0_RX
PB9	62	Default: PB9 Alternate1: SHRTIMER_EXEV4 Alternate2: TIMER3_CH3, SDIO_D5, TIMER10_0		
V _{SS_3}	63	Р		Default: V _{SS_3}
V _{DD_3}	64	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.

Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.

Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.

(4) Functions are available in GD32E503xE devices.



2.6.4. GD32E503Cx LQFP48 pin definitions

Table 2-6. GD32E503Cx LQFP48 pin definitions

Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾			
VBAT	1	Р		Default: V _{BAT}			
PC13- TAMPER- RTC	2	I/O		Default: PC13 Alternate2: TAMPER-RTC, WKUP1			
PC14- OSC32IN	3	I/O		Default: PC14 Alternate2: OSC32IN			
PC15- OSC32OUT	4	I/O		Default: PC15 Alternate2: OSC32OUT			
OSCIN	5	I		Default: OSCIN			
OSCOUT	6	0		Default: OSCOUT			
NRST	7	I/O		Default: NRST			
Vssa	8	Р		Default: V _{SSA}			
V _{DDA}	9	Р		Default: V _{DDA}			
PA0-WKUP0	10	I/O		Default: PA0 Alternate2: WKUP0, USART1_CTS, ADC012_IN0, TIMER1_CH0, TIMER1_ETI, TIMER4_CH0			
PA1	11	I/O		Default: PA1 Alternate2: USART1_RTS, ADC012_IN1, TIMER4_CH1, TIMER1_CH1			
PA2	12	I/O		Default: PA2 Alternate2: USART1_TX, TIMER4_CH2, ADC012_IN2, TIMER8_CH0 ⁽⁴⁾ , TIMER1_CH2, SPI0_IO2, WKUP3			
PA3	13	I/O		Default: PA3 Alternate2: USART1_RX, TIMER4_CH3, ADC012_IN3, TIMER1_CH3, TIMER8_CH1(4), SPI0_IO3			
PA4	14	I/O		Default: PA4 Alternate2: SPI0_NSS, USART1_CK, DAC_OUT0, ADC01_IN4 Remap: SPI2_NSS, I2S2_WS			
PA5	15	I/O		Default: PA5 Alternate2: SPI0_SCK, ADC01_IN5, DAC_OUT1			
PA6	16	I/O		Default: PA6 Alternate2: SPI0_MISO, ADC01_IN6, TIMER2_CH0, TIMER12_CH0 ⁽⁴⁾ Remap: TIMER0_BRKIN			
PA7	17	I/O		Default: PA7 Alternate2: SPI0_MOSI, ADC01_IN7, TIMER2_CH1, TIMER13_CH0 ⁽⁴⁾			



				GD3ZE3U3XX Datasnet
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Remap: TIMER0_CH0_ON
				Default: PB0
PB0	18	I/O		Alternate2: ADC01_IN8, TIMER2_CH2
				Remap: TIMER0_CH1_ON
				Default: PB1
PB1	19	I/O		Alternate1: SHRTIMER_SCOUT
1 51	13	1,0		Alternate2: ADC01_IN9, TIMER2_CH3
				Remap: TIMER0_CH2_ON
PB2	20	I/O	5VT	Default: PB2, BOOT1
1 52	20	1,0	371	Alternate1: SHRTIMER_SCIN
				Default: PB10
PB10	21	I/O	5VT	Alternate1: SHRTIMER_FLT2
1 210		.,,	011	Alternate2: I2C1_SCL, USART2_TX
				Remap: TIMER1_CH2
				Default: PB11
PB11	22	I/O	5VT	Alternate1: SHRTIMER_FLT3
		., 0		Alternate2: I2C1_SDA, USART2_RX
				Remap: TIMER1_CH3
Vss_1	23	Р		Default: Vss_1
V_{DD_1}	24	Р		Default: V _{DD_1}
				Default: PB12
PB12	25	I/O	5VT	Alternate1: SHRTIMER_ST2CH0
		., 0		Alternate2: SPI1_NSS, I2S1_WS, I2C1_SMBA,
				USART2_CK, TIMER0_BRKIN, CAN1_RX
				Default: PB13
PB13	26	I/O	5VT	Alternate1: SHRTIMER_ST2CH1
				Alternate2: SPI1_SCK, I2S1_CK, USART2_CTS,
				TIMER0_CH0_ON, CAN1_TX, I2C1_TXFRAME
				Default: PB14
PB14	27	I/O	5VT	Alternate1: SHRTIMER_ST3CH0, I2S1_ADD_SD
				Alternate2: SPI1_MISO, USART2_RTS,
				TIMER0_CH1_ON, TIMER11_CH0 ⁽⁴⁾
				Default: PB15 Alternate1: SHRTIMER ST3CH1
PB15	28	I/O	5VT	Alternate2: SPI1_MOSI, TIMER0_CH2_ON, I2S1_SD,
				TIMER11_CH1 ⁽⁴⁾ , WKUP6
				Default: PA8
				Alternate1: SHRTIMER_ST0CH0, I2C2_SCL
PA8	29	I/O	5VT	Alternate2: USART0_CK, TIMER0_CH0, CK_OUT,
				CTC_SYNC
				Default: PA9
PA9	30	I/O	5VT	Alternate1: SHRTIMER_ST0CH1, I2C2_SMBA
. ,		" 🗸		Alternate2: USART0_TX, TIMER0_CH1
L	·	1		



				ODOZEOOAA Datasrica
Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
PA10	31	I/O	5VT	Default: PA10 Alternate1: SHRTIMER_ST1CH0 Alternate2: USART0_RX, TIMER0_CH2
PA11	32	I/O	5VT	Default: PA11 Alternate1: SHRTIMER_ST1CH1 Alternate2: USART0_CTS, CAN0_RX, USBDM, TIMER0_CH3
PA12	33	I/O	5VT	Default: PA12 Alternate1: SHRTIMER_FLT0 Alternate2: USART0_RTS, CAN0_TX, USBDP, TIMER0_ETI
PA13	34	I/O	5VT	Default: JTMS, SWDIO Remap: PA13
V _{SS 2}	35	Р		Default: Vss_2
V _{DD_2}	36	Р		Default: V _{DD} 2
PA14	37	I/O	5VT	Default: JTCK, SWCLK Remap: PA14
PA15	38	I/O	5VT	Default: JTDI Alternate1: SHRTIMER_FLT1 Alternate2: SPI2_NSS, I2S2_WS Remap: TIMER1_CH0, TIMER1_ETI, PA15, SPI0_NSS
PB3	39	I/O	5VT	Default: JTDO Alternate1: SHRTIMER_SCOUT, SHRTIMER_EXEV8 Alternate2: SPI2_SCK, I2S2_CK Remap: TIMER1_CH1, PB3, SPI0_SCK
PB4	40	I/O	5VT	Default: NJTRST Alternate1: SHRTIMER_EXEV6, I2C2_SDA, I2S2_ADD_SD Alternate2: SPI2_MISO, I2C0_TXFRAME Remap: TIMER2_CH0, PB4, SPI0_MISO
PB5	41	I/O		Default: PB5 Alternate1: SHRTIMER_EXEV5, I2C2_SCL Alternate2: I2C0_SMBA, SPI2_MOSI, I2S2_SD, WKUP5 Remap: TIMER2_CH1, SPI0_MOSI, CAN1_RX
PB6	42	I/O	5VT	Default: PB6 Alternate1: SHRTIMER_SCIN, SHRTIMER_EXEV3 Alternate2: I2C0_SCL, TIMER3_CH0 Remap: USART0_TX, CAN1_TX, SPI0_IO2
PB7	43	I/O	5VT	Default: PB7 Alternate1: SHRTIMER_EXEV2 Alternate2: I2C0_SDA , TIMER3_CH1 Remap: USART0_RX, SPI0_IO3
воото	44	I		Default: BOOT0



Pin Name	Pins	Pin Type ⁽¹⁾	I/O Level ⁽²⁾	Functions description ⁽³⁾
				Default: PB8 Alternate1: SHRTIMER_EXEV7, I2C2_SDA
PB8	45	I/O	5VT	Alternate2: TIMER3_CH2, TIMER9_CH0 ⁽⁴⁾
				Remap: I2C0_SCL, CAN0_RX
				Default: PB9
PB9	46	I/O	5VT	Alternate1: SHRTIMER_EXEV4
FB9	40	1/0	301	Alternate2: TIMER3_CH3, TIMER10_CH0 ⁽⁴⁾
				Remap: I2C0_SDA, CAN0_TX
V _{SS_3}	47	Р		Default: V _{SS_3}
V _{DD_3}	48	Р		Default: V _{DD_3}

Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Alternate1: The specified function can be mapped to the specific pin by configuring AFIO_PCFA ~ AFIO_PCFG registers.
 - Alternate2: These functions can be enabled with correct GPIO and function module mode configurations.
 - Remap: A group of the specified module functions can be mapped to the specified pins by configuring AFIO_PCF0 ~ AFIO_PCF1 registers.
- (4) Functions are available in GD32E503xE devices.



3. Functional description

3.1. Arm[®] Cortex[®]-M33 core

The Cortex®-M33 processor is a 32-bit processor that possesses low interrupt latency and low-cost debug. The characteristics of integrated and advanced make the Cortex®-M33 processor suitable for market products that require microcontrollers with high performance and low power consumption.

32-bit Arm® Cortex®-M33 processor core

- Up to 180 MHz operation frequency
- Ultra-low power, energy-efficient operation
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M33 processor is based on the ARMv8 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M33:

- Internal Bus Matrix connected with Code bus, System bus, and Private Peripheral Bus (PPB) and debug accesses
- Nested Vectored Interrupt Controller (NVIC)
- Breakpoint Unit (BPU)
- Data Watchpoint and Trace (DWT)
- Instrumentation Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)
- Memory Protection Unit (MPU)
- Floating Point Unit (FPU)
- DSP Extension (DSP)

3.2. Embedded memory

- Up to 512 Kbytes of Flash memory
- Up to 128 Kbytes of SRAM with hardware parity checking

512 Kbytes of inner Flash and 128 Kbytes of inner SRAM at most is available for storing programs and data, and Flash is accessed (Read) at CPU clock speed with 0~4 waiting time. <u>Table 2-2. GD32E503xx memory map</u> shows the memory map of the GD32E503xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.



3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 48 MHz RC oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator
- Integrated system clock PLL
- 1.62 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB, APB2 and APB1 domains is 180 MHz/180 MHz/90 MHz. See *Figure 2-6. GD32E503xx clock tree* for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 1.56 V and down to 1.52V. The device remains in reset mode when V_{DD} is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

Power supply schemes:

- V_{DD} range: 1.62 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V_{DD} pins.
- V_{SSA}, V_{DDA} range: 1.62 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL.
- V_{BAK} range: 1.62 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V_{DD} is not present.

3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PD5 and PD6).



3.5. Power saving modes

The MCU supports five kinds of power saving modes to achieve even lower power consumption. They are Sleep, Deep-sleep, Deep-sleep 1, Deep-sleep 2 and Standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.

■ Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

■ **Deep-sleep** mode

In Deep-sleep mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The contents of SRAM and registers are preserved. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, I2C2 wakeup and USART5 wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

■ Deep-sleep 1 mode

In Deep-sleep 1 mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The power of COREOFF1 domain is cut off. The contents of registers in COREOFF1 domain are lost. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep 1 mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, I2C2 wakeup and USART5 wakeup. Waking up from Deep-sleep 1 mode needs an additional delay to power on COREOFF1 domain. When exiting the deep-sleep 1 mode, the IRC8M is selected as the system clock.

■ Deep-sleep 2 mode

In Deep-sleep 2 mode, all clocks in the 1.1V domain are off, and all of IRC8M, IRC48M, HXTAL and PLLs are disabled. The power of COREOFF0/COREOFF1 domain is cut off. The contents of SRAM except for the first 32K and registers in COREOFF0/COREOFF1 domain are lost. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, LVD output, USB wakeup, I2C2 wakeup and USART5 wakeup. Waking up from Deep-sleep 2 mode needs an additional delay to power on COREOFF1 domain. Waking up from Deep-sleep 2 mode needs an additional delay to power on COREOFF0/COREOFF1 domain. When exiting the deep-sleep 2 mode, the IRC8M is selected as the system clock.

Standby mode

In Standby mode, the whole 1.1V domain is power off, the LDO is shut down, and all of IRC8M, IRC48M, HXTAL and PLL are disabled. There are four wakeup sources for the Standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pins.



3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 2.5 MSPS
- 12-bit, 10-bit, 8-bit or 6-bit configurable resolution
- Hardware oversampling ratio adjustable from 2 to 256x improves resolution to 16-bit
- Input voltage range: V_{REF-} to V_{REF+}
- Temperature sensor

Three 12-bit 2.5 MSPS multi-channel ADCs are integrated in the device. It has a total of 18 multiplexed channels: up to 16 external channels, 1 channel for internal temperature sensor (V_{SENSE}) and 1 channel for internal reference voltage (V_{REFINT}). The input voltage range is between V_{REF-} and V_{REF+} . An on-chip hardware oversampling scheme improves performance while off-loading the related computational burden from the CPU. The analog watchdog allows the application to detect whether the input voltage goes outside the user-defined higher or lower thresholds. A configurable channel management block can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general level 0 timers (TIMERx), the advanced timers (TIMER0 and TIMER7) and SHRTIMER with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC_IN16 input channel which is used to convert the sensor output voltage in a digital value.

To ensure a high accuracy on ADC and DAC, the ADC/DAC independent external reference voltage should be connected to V_{REF+}/V_{REF-} pins. According to the different packages, V_{REF+} pin can be connected to V_{DDA} pin, or external reference voltage, V_{REF-} pin must be connected to V_{SSA} pin. The V_{REF+} pin is only available on no less than 100-pin packages, or else the V_{REF+} pin is not available and internally connected to V_{DDA} . The V_{REF-} pin is only available on no less than 100-pin packages, or else the V_{REF-} pin is not available and internally connected to V_{SSA} .

3.7. Digital to analog converter (DAC)

- Two 12-bit DACs with independent output channels
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC is used to generate variable analog outputs. The DAC channels can be triggered by the timer, SHRTIMER or EXTI with DMA support. In dual DAC channel operation, conversions could be done independently or simultaneously. The maximum output value of the DAC is $V_{\text{REF+}}$.

3.8. DMA

7 channels for DMA0 controller and 5 channels for DMA1 controller



 Peripherals supported: Timers, SHRTIMER, SDIO, ADCs, DACs, SPIs, I2Cs, USARTs and I2S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory.

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

3.9. General-purpose inputs/outputs (GPIOs)

- Up to 112 fast GPIOs, all mappable on 16 external interrupt lines
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 112 general purpose I/O pins (GPIO) in GD32E503xx, named PA0 ~ PA15, PB0 ~ PB15, PC0 ~ PC15, PD0 ~ PD15, PE0 ~ PE15, PF0 ~ PF15 and PG0 ~ PG15 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the Interrupt/event controller (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), input, peripheral alternate function or analog mode. Most of the GPIO pins are shared with digital or analog alternate functions.

3.10. Timers and PWM generation

- Two 16-bit advanced timer (TIMER0, TIMER7), one 32-bit general timer (TIMER1), up to nine 16-bit general timers (TIMER2 ~ TIMER4, TIMER8 ~ TIMER13), and two 16-bit basic timer (TIMER5, TIMER6)
- Up to 4 independent channels of PWM, output compare or input capture for each general timer and external trigger input
- 16-bit, motor control PWM advanced timer with programmable dead-time generation for output match
- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced timer (TIMER0, TIMER7) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It



can also be used as a complete general timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge- or center- aligned counting modes) and single pulse mode output. If configured as a general 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other general timers together which have the same architecture and features.

The general timer can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/down counter and a 16-bit prescaler. TIMER2 ~ TIMER4 is based on a 16-bit auto-reload up/down counter and a 16-bit prescaler. TIMER8 ~ TIMER13 is based on a 16-bit auto-reload up counter and a 16-bit prescaler. The general timer also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5 &TIMER6, are mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32E503xx have two watchdog peripherals, free watchdog timer and window watchdog timer. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and an 8-stage prescaler. It is clocked from an independent 40 KHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep, deep-sleep 1, deep-sleep 2 and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog timer is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wakeup interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. The features are shown below:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source

3.11. Real time clock (RTC)

- 32-bit programmable counter with a programmable 20-bit prescaler
- Alarm function
- Interrupt and wakeup event

The real time clock is an independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. The RTC features a 32-bit programmable counter for long-



term measurement using the compare register to generate an alarm. A 20-bit prescaler is used for the time base clock and is by default configured to generate a time base of 1 second from a clock at 32.768 KHz from external crystal oscillator.

3.12. Inter-integrated circuit (I2C)

I2C0 and I2C1:

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 2.0 and PMBus compatible
- Supports SAM_V mode

12C2:

- Support both master and slave mode with a frequency up to 1 MHz (Fast mode plus)
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode
- SMBus 3.0 and PMBus 1.3 compatible
- Wakeup from Deep-sleep mode on address match

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides different data transfer rates: up to 100 KHz in standard mode, up to 400 KHz in the fast mode and up to 1 MHz in the fast mode plus. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

3.13. Serial peripheral interface (SPI)

- Up to three SPI interfaces with a frequency of up to 30 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking
- Quad-SPI configuration available in master mode (only in SPI0)

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). All SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking. Quad-SPI master mode is also supported in SPI0.



3.14. Universal synchronous asynchronous receiver transmitter (USART)

USART0~2, UART3~4:

- Maximum speed up to 22.5 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

USART5:

- Maximum speed up to 22.5 MBits/s
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface
- Dual clock domain
- Wake up from Deep-sleep mode

The USART (USART0, USART1, USART2, USART5) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

3.15. Inter-IC sound (I2S)

- Two I2S bus Interfaces with sampling frequency from 8 KHz to 192 KHz
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 4-wire serial lines. GD32E503xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1 and SPI2. The audio sampling frequency from 8 KHz to 192 KHz is supported.

3.16. Universal Serial Bus full-speed device interface (USBD)

- USB 2.0 full-speed device controller.
- Support USB 2.0 Link Power Management.
- Shared dedicated 512-byte SRAM used for data packet buffer with CAN.
- Integrated USB PHY.



The Universal Serial Bus full-speed device interface (USBD) module contains a full-speed internal USB PHY and no more external PHY chip is needed. USBD supports all the four types of transfer (control, bulk, interrupt and isochronous) defined in USB 2.0 protocol. USBD supports 8 USB endpoints that can be individually configured.

3.17. Controller area network (CAN)

■ Two CAN interfaces supports the CAN protocols version 2.0A and B, ISO11891-1:2015 specification with baud rates up to 1 Mbit/s when classical frames.

Controller area network (CAN) is a method for enabling serial communication in field bus. The CAN protocol has been used extensively in industrial automation and automotive applications. It can receive and transmit standard frames with 11-bit identifiers as well as extended frames with 29-bit identifiers. Each CAN has three mailboxes for transmission and two FIFOs of three messages depth for reception. The CANO and CAN1 provides 28 scalable/configurable identifier filter banks for selecting the incoming messages needed and discarding the others.

3.18. External memory controller (EXMC)

- Supported external memory: SRAM, PSRAM, ROM and NOR-Flash, NAND Flash and PC card
- Up to 16-bit data bus
- Support to interface with Motorola 6800 and Intel 8080 type LCD directly

External memory controller (EXMC) is an abbreviation of external memory controller. It is divided in to several sub-banks for external device support, each sub-bank has its own chip selection signal but at one time, only one bank can be accessed. The EXMC support code execution from external memory except NAND Flash and PC card. The EXMC also can be configured to interface with the most common LCD module of Motorola 6800 and Intel 8080 series and reduce the system cost and complexity.

3.19. Secure digital input/output interface (SDIO)

■ Support SD2.0/SDIO2.0/MMC4.2/CE-ATA1.1 host and device interface

The Secure Digital Input and Output Card Interface (SDIO) provides access to external SD memory cards specifications version 2.0, SDIO card specification version 2.0, multi-media card system specification version 4.2 and CE-ATA digital protocol version 1.1 with DMA supported.

3.20. Super High-Resolution Timer (SHRTIMER)

■ High- precision timing units: Master_TIMER, Slave_TIMERx (x=0..4).



- Synchronization outputs: synchronize external resources as master.
- Synchronization inputs: be synchronized as a slaver.
- Bunch mode controller to handle light-load operation.
- 6 DMA request: Master_TIMER requests, Slave_TIMERx (x=0..4) requests.

SHRTIMER has a high-precision counting clock and can be used for high-precision timing. It can generate 10 high precision and flexible digital signals to control motor or be used for power management applications. It has multiple internal signals connected to the ADC and DAC. It can be used for control and monitoring purposes. It can handle various fault input for safe purposes.

3.21. Serial/Quad Parallel Interface (SQPI)

- SQPI controller support configuring output clock frequency which is divided by HCLK.
- SQPI controller support no address phase and data phase operation which is named special command by the controller.
- SQPI controller support 256MB external memory space.

 Logic memory address range: 0xB000 0000 0xBFFF FFFF.
- SQPI controller support 6 types mode for different combination of command, address, waitcycle, and data phase.

Serial/Quad Parallel Interface (SQPI) is a controller for external serial/dual/quad parallel interface memory peripheral. For example: SQPI-PSRAM and SQPI-FLASH. With this controller, users can use external SQPI interface memory as SRAM simply.

3.22. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)

The Arm® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

3.23. Package and operation temperature

- LQFP144 (GD32E503Zx), LQFP100 (GD32E503Vx), LQFP64 (GD32E503Rx) and LQFP48 (GD32E503Cx).
- Operation temperature range: -40°C to +85°C (industrial level)



4. Electrical characteristics

4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings(1)(4)

Symbol	Parameter	Min	Max	Unit
V_{DD}	External voltage range ⁽²⁾	Vss - 0.3	V _{SS} + 3.63	V
V _{DDA}	External analog supply voltage	V _{SSA} - 0.3	V _{SSA} + 3.63	V
V _{BAT}	External battery supply voltage	Vss - 0.3	V _{SS} + 3.63	V
V _{IN}	Input voltage on 5V tolerant pin ⁽³⁾	Vss - 0.3	V _{DD} + 3.63	V
VIN	Input voltage on other I/O	Vss - 0.3	3.63	V
ΔV _{DDx}	Variations between different V _{DD} power pins	_	50	mV
Vssx -Vss	Variations between different ground pins	_	50	mV
lio	Maximum current for GPIO pins	_	±25	mA
T _A	Operating temperature range	-40	+85	°C
	Power dissipation at T _A = 85°C of LQFP144	_	820	
P _D	Power dissipation at T _A = 85°C of LQFP100	_	813	mW
PD	Power dissipation at T _A = 85°C of LQFP64	Vss - 0.3 Vss + 3.63 Itage Vss - 0.3 Vss + 3.63 Itage Vss - 0.3 Vss + 3.63 It pin(3) Vss - 0.3 Vpp + 3.63 It pin(3) Vss - 0.3 3.63 It power pins — 50 It power pins — 50 It power pins — 425 It power pins	IIIVV	
	Power dissipation at T _A = 85°C of LQFP48		574	
T _{STG}	Storage temperature range	-65	+150	°C
TJ	Maximum junction temperature	_	125	°C

⁽¹⁾ Guaranteed by design, not tested in production.

4.2. Operating conditions characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min ⁽¹⁾	Тур	Max ⁽¹⁾	Unit
V_{DD}	Supply voltage		1.71	3.3	3.63	V
\/·	Analog supply voltage, f _{ADCMAX} = 35 MHz		2.4	3.3	3.63	.,
V _{DDA}	Analog supply voltage, f _{ADCMAX} = 14 MHz	_	1.71	_	3.63	V
V _{BAT}	Battery supply voltage	_	1.71	_	3.63	٧

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ All main power and ground pins should be connected to an external power source within the allowable range.

⁽³⁾ V_{IN} maximum value cannot exceed 5.5 V.

⁽⁴⁾ It is recommended that V_{DD} and V_{DDA} are powered by the same source. The maximum difference between V_{DD} and V_{DDA} does not exceed 300 mV during power-up and operation.



 V_{BAT} V_{SS} V_{SS} V_{SS} V_{DD} V_{SS} V_{DDA} V_{SSA} V_{REF+} V_{REF+}

Figure 4-1. Recommended power supply decoupling capacitors (1)(2)

- (1) The V_{REF+} and V_{REF-} pins are only available on no less than 100-pin packages, or else the V_{REF+} and V_{REF-} pins are not available and internally connected to V_{DDA} and V_{SSA} pins.
- (2) All decoupling capacitors need to be as close as possible to the pins on the PCB board.

Table 4-3. Clock frequency⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
f _{HCLK}	AHB clock frequency	_	١	180	MHz
f _{APB1}	APB1 clock frequency	_	_	90	MHz
f _{APB2}	APB2 clock frequency	_		180	MHz

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-4. Operating conditions at Power up/ Power down⁽¹⁾

Symbol	Parameter	Conditions	Min	Max	Unit
4	V _{DD} rise time rate		0	8	/ \ /
t∨DD	V _{DD} fall time rate	_	50	8	µs/ V

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-5. Start-up timings of Operating conditions (1)(2)(3)

Symbol	Parameter	Conditions	Тур	Unit
	Chart up time	Clock source from HXTAL	608	
Istart-up	Start-up time	Clock source from IRC8M	74	μs

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ After power-up, the start-up time is the time between the rising edge of NRST high and the first I/O instruction conversion in SystemInit function.

⁽³⁾ PLL is off.



Table 4-6. Power saving mode wakeup timings characteristics(1)(2)

Symbol	Parameter	Тур	Unit
t _{Sleep}	Wakeup from Sleep mode	1.7	
	Wakeup from Deep-sleep mode (LDO On)	3.1	
	Wakeup from Deep-sleep mode (LDO in low power mode)	3.1	
+	Wakeup from Deep-sleep mode1 (LDO in low power and low	4.3	
tDeep-sleep	driver mode)	4.3	μs
	Wakeup from Deep-sleep mode2 (LDO in low power and low	11.7	
	driver mode)	11.7	
tStandby	Wakeup from Standby mode	77.2	

⁽¹⁾ Based on characterization, not tested in production.


4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-7. Power consumption characteristics (2)(3)(4)(5)


Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 180 MHz, All peripherals	_	59.8	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 180 MHz, All peripherals	_	26.1	_	mA
		disabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 160 MHz, All peripherals	_	53.6	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
	Cupply ourrent	System clock = 160 MHz, All peripherals	_	23.5	_	mA
I _{DD} +I _{DDA}	Supply current	disabled				
	(Run mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
		System clock = 120 MHz, All peripherals	_	41	_	mA
		enabled				
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$				
		System clock = 120 MHz, All peripherals	_	18.2	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 108 MHz, All peripherals	_	37.2	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,		16.6		A
		System clock = 108 MHz, All peripherals	_	16.6	_	mA
				•		56

⁽²⁾ The wakeup time is measured from the wakeup event to the point at which the application code reads the first instruction under the below conditions: $V_{DD} = V_{DDA} = 3.3 \text{ V}$, IRC8M = System clock = 8 MHz.





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
-		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 96 MHz, All peripherals	_	33.4	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 96 MHz, All peripherals	_	15	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 72 MHz, All peripherals	_	25.7	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 72 MHz, All peripherals	_	11.8	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 48 MHz, All peripherals	_	18	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 48 MHz, All peripherals	_	7.96		mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 36 MHz, All peripherals		14	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 36 MHz, All peripherals	_	6.49	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 24 MHz, All peripherals	_	9.73	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 24 MHz, All peripherals	_	4.83	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 16 MHz, All peripherals		7.2	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 16 MHz, All peripherals		3.9	_	mA
		disabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System clock = 8 MHz, All peripherals	_	4.62	_	mA
		enabled				
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			l —	2.9	_	mΑ





Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit	I
		disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System Clock = 180 MHz, CPU clock off,	_	47.8	_	mA	
		All peripherals enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System Clock = 180 MHz, CPU clock off,	_	9.5	_	mA	
		All peripherals disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System Clock = 160 MHz, CPU clock off,	_	42.8	_	mA	
		All peripherals enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 160 MHz, CPU clock off,	_	8.7	_	mA	
		All peripherals disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 120 MHz, CPU clock off,	_	32.8	_	mA	
		All peripherals enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 120 MHz, CPU clock off,	_	7.07	_	mA	
		All peripherals disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
	Cupply ourrent	System Clock = 108 MHz, CPU clock off,	_	29.8	_	mA	
	Supply current	All peripherals enabled					
	(Sleep mode)	V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 108 MHz, CPU clock off,	_	6.57	_	mA	
		All peripherals disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System Clock = 96 MHz, CPU clock off, All	_	26.7	_	mA	
		peripherals enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$					
		System Clock = 96 MHz, CPU clock off, All	_	6.1	_	mA	
		peripherals disabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System Clock = 72 MHz, CPU clock off, All	_	20.7	_	mA	
		peripherals enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V}, \text{HXTAL} = 25 \text{ MHz},$					
		System Clock = 72 MHz, CPU clock off, All	_	5.1	_	mA	
		peripherals disabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
		System Clock = 48 MHz, CPU clock off, All	_	14.5	_	mA	
		peripherals enabled					
		$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$		4.1		mΛ	
		System Clock = 48 MHz, CPU clock off, All	_	4.1	_	mA	





	Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
	O J	- arameter	peripherals disabled		יאני	max	O.III
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 36 MHz, CPU clock off, All	_	11.4	_	mA
			peripherals enabled		111.4		1117 (
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 36 MHz, CPU clock off, All	_	3.6		mA
			peripherals disabled		0.0		1117 (
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 24 MHz, CPU clock off, All	_	8.3	_	mA
		peripherals enabled		0.0			
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 24 MHz, CPU clock off, All	_	3.1		mA
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
		System Clock = 16 MHz, CPU clock off, All	_	6.2	_	mA	
		peripherals enabled					
		V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,					
			System Clock = 16 MHz, CPU clock off, All	_	2.7	_	mA
			peripherals disabled				
			$V_{DD} = V_{DDA} = 3.3 \text{ V, HXTAL} = 25 \text{ MHz,}$				
			System Clock = 8 MHz, CPU clock off, All	_	4.2	_	mA
			peripherals enabled				
			V _{DD} = V _{DDA} = 3.3 V, HXTAL = 25 MHz,				
			System Clock = 8 MHz, CPU clock off, All	_	2.4	_	mA
			peripherals disabled				
			V _{DD} = V _{DDA} = 3.3 V, LDO in normal power				
			and normal driver mode, IRC40K off, RTC	_	461.33	_	μΑ
			off, All GPIOs analog mode				
			V _{DD} = V _{DDA} = 3.3 V, LDO in low power and				
			normal driver mode, IRC40K off, RTC off,	_	413.00	_	μA
		Supply current	All GPIOs analog mode				
		(Deep-Sleep	V _{DD} = V _{DDA} = 3.3 V, LDO in normal power				
		mode)	and low driver mode, IRC40K off, RTC off,	_	258.00	_	μA
			All GPIOs analog mode				
			$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
			low driver mode, IRC40K off, RTC off, All	_	210.67	_	μΑ
		GPIOs analog mode					
		Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and				
		(Deep-Sleep 1	low driver mode, IRC40K off, RTC off, All	_	163.33	_	μΑ
		mode)	GPIOs analog mode				
		Supply current	$V_{DD} = V_{DDA} = 3.3 \text{ V}$, LDO in low power and		68.00		
		(Deep-Sleep 2	low driver mode, IRC40K off, RTC off, All		68.00		μA






Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
- ,	mode)	GPIOs analog mode		- 71		
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ RTC on	_	3.79	_	μA
	Supply current (Standby mode)	$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K on,}$ RTC off	_	3.58	_	μΑ
		$V_{DD} = V_{DDA} = 3.3 \text{ V, LXTAL off, IRC40K off,}$ RTC off	_	3.08	_	μA
		V_{DD} off, V_{DDA} off, V_{BAT} = 3.63 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.95	ı	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.82	_	μA
		V_{DD} off, V_{DDA} off, V_{BAT} = 2.5 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.67	_	μΑ
	Battery supply current (Backup	V _{DD} off, V _{DDA} off, V _{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL High driving	_	1.59	_	μА
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving		1.53	ı	μA
Іват		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.40	_	μA
	mode)	V _{DD} off, V _{DDA} off, V _{BAT} = 2.5 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving	_	1.25		μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.8 V, LXTAL on with external crystal, RTC on, LXTAL Medium High driving		1.18	ı	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	1.12	_	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	0.99	_	μA
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.5 V, LXTAL on with external crystal, RTC on, LXTAL Medium Low driving	_	0.84	_	μΑ
		V _{DD} off, V _{DDA} off, V _{BAT} = 1.8 V, LXTAL on	_	0.77		μΑ



Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Unit
		with external crystal, RTC on, LXTAL				
		Medium Low driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.63 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	1.00	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 3.3 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.87	_	μΑ
		driving				
		V _{DD} off, V _{DDA} off, V _{BAT} = 2.5 V, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.72	_	μΑ
		driving				
		V_{DD} off, V_{DDA} off, $V_{BAT} = 1.8 \text{ V}$, LXTAL on				
		with external crystal, RTC on, LXTAL Low	_	0.64	_	μΑ
		driving				

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all values given for $T_A = 25$ °C and test result is mean value.
- (3) When System Clock is less than 4 MHz, an external source is used, and the HXTAL bypass function is needed, no PLL.
- (4) When System Clock is greater than 8 MHz, a crystal 8 MHz is used, and the HXTAL bypass function is closed, using PLL.
- (5) When analog peripheral blocks such as ADCs, DACs, HXTAL, LXTAL, IRC8M, or IRC40K are ON, an additional power consumption should be considered.

Figure 4-2. Typical supply current consumption in Run mode








Figure 4-3. Typical supply current consumption in Sleep mode

4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in <u>Table 4-8. EMS characteristics</u>(1), based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-8. EMS characteristics(1)

Symbol	Parameter	Conditions	Level/Class
	Voltage applied to all device pine to	$V_{DD} = 3.3 V$,	
VESD	Voltage applied to all device pins to induce a functional disturbance	LQFP144, f _{HCLK} = 180 MHz	ЗА
	illuuce a lulicilollal distulbalice	conforms to IEC 61000-4-2	
	Fast transient voltage burst applied to	$V_{DD} = 3.3 V$,	
V _{FTB}	induce a functional disturbance through	LQFP144, f _{HCLK} = 180 MHz	4A
	100 pF on V_{DD} and V_{SS} pins	conforms to IEC 61000-4-4	

⁽¹⁾ Based on characterization, not tested in production.

EMI (Electromagnetic Interference) emission test result is given in the <u>Table 4-9. EMI characteristics</u>⁽¹⁾, The electromagnetic field emitted by the device are monitored while an application, executing EEMBC code, is running. The test is compliant with SAE J1752-3:2017 standard which specifies the test board and the pin loading.



Table 4-9. EMI characteristics(1)

Symbol	Parameter	Conditions	Tested frequency band	Max vs. [f _{HXTAL} /f _{HCLK}] 8/180 MHz	Unit
		V_{DD} = 3.6 V, T_A = +23 °C,	0.15 MHz to 30 MHz	-7.58	
Semi	Peak level	LQFP144, f _{HCLK} = 180	30 MHz to 130 MHz	3.35	dΒμV
		MHz, conforms to SAE	420 MH= 4= 4 CH=	4.05	
		J1752-3:2017	130 MHz to 1 GHz	4.25	

⁽¹⁾ Based on characterization, not tested in production.

4.5. Power supply supervisor characteristics

Table 4-10. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		LVDT<2:0> = 000(rising edge)		2.19	_	
		LVDT<2:0> = 000(falling edge)	_	2.08	_	
		LVDT<2:0> = 001(rising edge)	_	2.33	_	
		LVDT<2:0> = 001(falling edge)	_	2.22	_	
		LVDT<2:0> = 010(rising edge)	_	2.48	_	
		LVDT<2:0> = 010(falling edge)	_	2.36	_	
		LVDT<2:0> = 011(rising edge)	_	2.62	_	
V (1)	Low voltage Detector level selection	LVDT<2:0> = 011(falling edge)	_	2.51	_	.,
$V_{LVD}^{(1)}$		LVDT<2:0> = 100(rising edge)		2.75	_	V
		LVDT<2:0> = 100(falling edge)	_	2.65	_	
		LVDT<2:0> = 101(rising edge)	_	2.9	_	
		LVDT<2:0> = 101(falling edge)	_	2.79	_	
		LVDT<2:0> = 110(rising edge)	_	3.04	_	
		LVDT<2:0> = 110(falling edge)	_	2.93	_	
		LVDT<2:0> = 111(rising edge)	_	3.19	_	
		LVDT<2:0> = 111(falling edge)	_	3.07	_	
V _{LVDhyst} ⁽²⁾	LVD hysteresis	_	_	100	_	mV
V _{POR} ⁽¹⁾	Power on reset threshold	_	_	1.56	_	٧
V _{PDR} ⁽¹⁾	Power down reset threshold	_	_	1.52	_	٧



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{PDRhyst} ⁽²⁾	PDR hysteresis		I	40	_	mV
V _{BOR3} (2)	Brownout level 3 threshold	Falling edge		2.8	_	V
V BOR3(=/	Brownout level 3 threshold	Rising edge	ı	2.9	_	V
V _{BOR2} (2)	V _{BOR2} ⁽²⁾ Brownout level 2 threshold	Falling edge		2.5	_	V
V BOR2	Blownout level 2 tilleshold	Rising edge	I	2.6	_	V
V _{BOR1} (2)	D 11 14 11 1 11	Falling edge		2.2	_	V
V BOR1(=/	Brownout level 1 threshold	Rising edge	_	2.3	_	V
V _{BORhyst} ⁽²⁾	BOR hysteresis	_		100	_	mV
t _{RSTTEMPO} (2)	Reset temporization	_	_	2.88	_	ms

⁽¹⁾ Based on characterization, not tested in production.

4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-11. ESD characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	ESDA/JEDEC JS-001-		6000		
VESD(HBM)	voltage (human body model)	2017		6000	_	V
\/	Electrostatic discharge	ESDA/JEDEC JS-002-		1000		W
VESD(CDM)	voltage (charge device model)	2018		1000	_	V

⁽¹⁾ Based on characterization, not tested in production.

Table 4-12. Static latch-up characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
LU	I-test	JESD78E	_	200	_	mA
LO	V _{supply} over voltage		_	5.4		V

⁽¹⁾ Based on characterization, not tested in production.

4.7. External clock characteristics

Table 4-13. High speed external clock (HXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{HXTAL} ⁽¹⁾	Crystal or ceramic frequency	$1.71 \text{ V} \le \text{V}_{DD} \le 3.63 \text{ V}$	4	8	32	MHz
R _F ⁽²⁾	Feedback resistor	$V_{DD} = 3.3 \text{ V}$	_	400	_	kΩ
C _{HXTAL} ⁽²⁾⁽³⁾	Recommended load capacitance on OSCIN and OSCOUT	_	_	20	30	pF
Ducy _(HXTAL) ⁽²⁾	Crystal or ceramic duty cycle	_	30	50	70	%
g _m (2)	Oscillator transconductance	Startup	_	25	_	mA/V
IDDHXTAL ⁽¹⁾	Crystal or ceramic operating current	$V_{DD} = 3.3 \text{ V, } f_{HCLK} =$ $f_{IRC8M} = 8 \text{ MHz}$	_	0.42	_	mA
t _{SUHXTAL} ⁽¹⁾	Crystal or ceramic startup time	$V_{DD} = 3.3 \text{ V, } f_{HCLK} =$ $f_{IRC8M} = 8 \text{ MHz}$	_	2	_	ms

⁽¹⁾ Based on characterization, not tested in production.

Table 4-14. High speed external clock characteristics (HXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f (1)	External clock source or	1.71 V ≤ V _{DD} ≤	1		50	MHz
f _{HXTAL_ext} ⁽¹⁾	oscillator frequency	3.63 V	ı	_	50	IVITZ
V _{HXTALH} (2)	OSCIN input pin high level		0.7.1/		\/	V
V HXTALH(=)	voltage	V _{DD} = 3.3 V	0.7 V _{DD}	_	V_{DD}	V
V (2)	OSCIN input pin low level	V – 3.3 V	Vss		0.3 V _{DD}	V
V _{HXTALL} ⁽²⁾	voltage		VSS		0.3 VDD	V
t _{H/L(HXTAL)} ⁽²⁾	OSCIN high or low time	_	5		_	ns
t _{R/F(HXTAL)} (2)	OSCIN rise or fall time	_	_	_	10	ns
C _{IN} ⁽²⁾	OSCIN input capacitance	_	_	5	_	pF
Ducy _(HXTAL) ⁽²⁾	Duty cycle	_	40	_	60	%

⁽¹⁾ Based on characterization, not tested in production.

Table 4-15. Low speed external clock (LXTAL) generated from a crystal/ceramic

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ $C_{HXTAL1} = C_{HXTAL2} = 2*(C_{LOAD} - C_S)$, For C_{HXTAL1} and C_{HXTAL2} , it is recommended matching capacitance on OSCIN and OSCOUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.

⁽²⁾ Guaranteed by design, not tested in production.



characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL} ⁽¹⁾	Crystal or ceramic frequency	V _{DD} = 3.3 V	_	32.768	_	kHz
C _{LXTAL} (2)(3)	Recommended matching capacitance on OSC32IN and OSC32OUT		l	10	_	pF
Ducy _(LXTAL) ⁽²⁾	Crystal or ceramic duty cycle		30		70	%
	Oscillator transconductance	Lower driving capability	_	4	_	
gm ⁽²⁾		Medium low driving capability	l	6	_	μΑ/V
ym' /		Medium high driving capability	1	12	_	μΑνν
		Higher driving capability	l	18	_	
		LXTALDRI[1:0] = 00	I	0.7	_	
I _{DDLXTAL} ⁽¹⁾	Crystal or ceramic operating	LXTALDRI[1:0] = 01		0.8	_	
IDDLXTAL` /	current	LXTALDRI[1:0] = 10	_	1.2	_	μA
		LXTALDRI[1:0] = 11	_	1.6	_	
tsulxtal ⁽¹⁾⁽⁴⁾	Crystal or ceramic startup time	-	_	2	_	s

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.
- (3) $C_{LXTAL1} = C_{LXTAL2} = 2*(C_{LOAD} C_S)$, For C_{LXTAL1} and C_{LXTAL2} , it is recommended matching capacitance on SC32IN and OSC32OUT. For C_{LOAD} , it is crystal/ceramic load capacitance, provided by the crystal or ceramic manufacturer. For C_S , it is PCB and MCU pin stray capacitance.
- (4) t_{SULXTAL} is the startup time measured from the moment it is enabled (by software) to the 32.768 kHz oscillator stabilization flags is SET. This value varies significantly with the crystal manufacturer.

Table 4-16. Low speed external user clock characteristics (LXTAL in bypass mode)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{LXTAL_ext} (1)	External clock source or	V _{DD} = 3.3 V		32.768	1000	kHz
ILX IAL_EXT,	oscillator frequency	V DD - 3.3 V		32.700	1000	KITZ
V _{LXTALH} ⁽²⁾	OSC32IN input pin high level		0.7 V _{DD}		V_{DD}	
V LXTALH(=/	voltage	0.7 VDD	_	V DD	V	
VI XTALI (2)	OSC32IN input pin low level	_	Vss		0.3 V _{DD}	V
VLXIALL'-	voltage		VSS	_	0.3 VDD	
t _{H/L(LXTAL)} (2)	OSC32IN high or low time	_	450	_	_	20
t _{R/F(LXTAL)} (2)	OSC32IN rise or fall time	_	_	_	50	ns
C _{IN} ⁽²⁾	OSC32IN input capacitance	_	_	5	_	pF
Ducy _(LXTAL) ⁽²⁾	Duty cycle	_	30	50	70	%

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.



4.8. Internal clock characteristics

Table 4-17. High speed internal clock (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC8M}	High Speed Internal Oscillator (IRC8M) frequency	V _{DD} = V _{DDA} = 3.3 V	_	8	_	MHz
	IDC9M oscillator Eroquonov	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-2.5		+2.5	%
ACCIRCSM	IRC8M oscillator Frequency accuracy, Factory-trimmed IRC8M oscillator Frequency accuracy, User trimming step ⁽¹⁾	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-1.8		+1.8	%
ACCIRCIN		$V_{DD} = V_{DDA} = 3.3 \text{ V}, T_A = 25 \text{ °C}$	-1.0	_	+1.0	%
				0.5	_	%
Ducy _{IRC8M} (2)	IRC8M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC8M ⁽¹⁾	IRC8M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$		80	_	μA
tsuirc8m ⁽¹⁾	IRC8M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$	_	1.5	_	μs

⁽¹⁾ Based on characterization, not tested in production.

Table 4-18. Low speed internal clock (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC40K} ⁽¹⁾	Low Speed Internal oscillator	$V_{DD} = V_{DDA} = 3.3 V$,	20	40	45	kHz
	(IRC40K) frequency	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	20	40		NI IZ
. (2)	IRC40K oscillator operating	$V_{DD} = V_{DDA} = 3.3 V$		0.4	_	
IDDAIRC40K ⁽²⁾	current	f _{HCLK} = f _{HXTAL_PLL} = 180 MHz	_			μA
t _{SUIRC40K} ⁽²⁾	IRC40K oscillator startup	$V_{DD} = V_{DDA} = 3.3 V$		00	_	
	time	f _{HCLK} = f _{HXTAL_PLL} = 180 MHz		80		μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production.



Table 4-19. High speed internal clock (IRC48M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{IRC48M}	High Speed Internal Oscillator (IRC48M) frequency	V _{DD} = 3.3 V	l	48	l	MHz
ACCIRC48M	IRC48M oscillator Frequency – accuracy, Factory-trimmed	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = -40 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-4.0	_	+5.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $T_A = 0 \text{ °C} \sim +85 \text{ °C}^{(1)}$	-3.0	_	+3.0	%
		$V_{DD} = V_{DDA} = 3.3 \text{ V},$	-2.0	_	+2.0	%
	IRC48M oscillator Frequency accuracy, User trimming step ⁽¹⁾	_		0.12		%
D _{IRC48M} ⁽²⁾	IRC48M oscillator duty cycle	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	45	50	55	%
IDDAIRC48M ⁽¹⁾	IRC48M oscillator operating current	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$	_	286.9		μΑ
t _{SUIRC48M} ⁽¹⁾	IRC48M oscillator startup time	$V_{DD} = V_{DDA} = 3.3 \text{ V},$ $f_{HCLK} = f_{HXTAL_PLL} = 180 \text{ MHz}$	_	3.68	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.9. PLL characteristics

Table 4-20. PLL characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} (1)	PLL input clock frequency	_	2	_	16	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	180	MHz
f _{VCO} (2)	PLL VCO output clock		32		360	MHz
frequency	frequency	_	32	_	360	IVITZ
t _{LOCK} (2)	PLL lock time	_	_	_	300	μs
I _{DDA} ⁽¹⁾⁽³⁾	Current consumption on V _{DDA}	VCO freq = 360 MHz	_	700	_	μΑ
I _{DD} ⁽¹⁾⁽³⁾	Current consumption on V _{DD}	VCO freq = 360 MHz	_	500	_	μΑ
	Cycle to cycle Jitter			40		
littor(1)(4)	(rms)	- System clock	_	40		nc
Jitter _{PLL} ⁽¹⁾⁽⁴⁾ -	Cycle to cycle Jitter			400		ps
	(peak to peak)			400		

⁽¹⁾ Based on characterization, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ System clock = IRC8M = 8 MHz, PLL clock source = IRC8M/2 = 4 MHz, f_{PLLOUT} = 180 MHz.

⁽⁴⁾ Value given with main PLL running.



Table 4-21. PLL1 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		2	_	16	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	100	MHz
fyco ⁽²⁾	PLL VCO output clock		32		180	MHz
IVCO(=)	frequency	_	32	_	160	IVITZ
t _{LOCK} (2)	PLL lock time		_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V _{DDA}	VCO freq = 180 MHz	_	400	_	μΑ
I _{DD} ⁽¹⁾	Current consumption on V _{DD}	VCO freq = 180 MHz	_	250	_	μΑ
Jitter _{PLL} ⁽¹⁾	Cycle to cycle Jitter	_	_	40	_	ps

⁽¹⁾ Based on characterization, not tested in production.

Table 4-22. PLL2 characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} ⁽¹⁾	PLL input clock frequency		2	_	16	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	16	_	200	MHz
f _{VCO} (2)	PLL VCO output clock		32		360	MHz
IVCO(-)	frequency	_	32		300	IVIITZ
t _{LOCK} (2)	PLL lock time	_	_	_	300	μs
I _{DDA} ⁽¹⁾	Current consumption on V _{DDA}	VCO freq = 360 MHz	_	700	_	μA
I _{DD} ⁽¹⁾	Current consumption on V _{DD}	VCO freq = 360 MHz		500	_	μA
Jitter _{PLL} ⁽¹⁾	Cycle to cycle Jitter	_	_	40	_	ps

⁽¹⁾ Based on characterization, not tested in production.

Table 4-23. PLLUSB characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{PLLIN} (1)	PLL input clock frequency	_	4	_	30	MHz
f _{PLLOUT} (2)	PLL output clock frequency	_	_	480	_	MHz
t _{LOCK} (2)	PLL lock time	_	_	100	150	μs
Jitter _{PLL} ⁽¹⁾	Cycle to cycle Jitter	_		40		ps

⁽¹⁾ Based on characterization, not tested in production.

Table 4-24. PLL spread spectrum clock generation (SSCG) characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f _{mod}	Modulation frequency	_	_	_	10	KHz
mdamp	Peak modulation amplitude	_	_	_	2	%
MODCNT*					2 ¹⁵ -1	
MODSTEP	_	_		_	2.0-1	

⁽¹⁾ Guaranteed by design, not tested in production.

Equation 1: SSCG configuration equation:

 $MODCNT = round(f_{PLLIN}/4/f_{mod})$

MODSTEP = round(mdamp*PLLN*2¹⁵/(MODCNT*100))

The formula above (**Equation 1**) is SSCG configuration equation.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.



4.10. Memory characteristics

Table 4-25. Flash memory characteristics

Symbol	Parameter	Conditions	Min ⁽¹⁾		Max	Unit
	Number of guaranteed					
PEcyc	program /erase cycles	$T_A = -40 ^{\circ}\text{C} \sim +85 ^{\circ}\text{C}$	10	_	_	kcycles
	before failure (Endurance)					
t _{RET}	Data retention time	T _A = -40 °C ~ +85 °C	10	_	_	years
tprog	Word programming time	T _A = -40 °C ~ +85 °C	_	37.5	_	μs
terase	Page erase time	T _A = -40 °C ~ +85 °C	_	11	_	ms
tmerase	Mass erase time	T _A = -40 °C ~ +85 °C	_	12	_	S

⁽¹⁾ Based on characterization, not tested in production.


4.11. NRST pin characteristics

Table 4-26. NRST pin characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		_	_	$0.35\ V_{DD}$	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 1.71 V$	0.65 V _{DD}	_	_	
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	120	_	mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		_	_	$0.35\ V_{DD}$	V
V _{IH} (NRST) ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.3 \text{ V}$	0.65 V _{DD}	_	_	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	180	_	mV
V _{IL(NRST)} ⁽¹⁾	NRST Input low level voltage		_	_	$0.35\ V_{DD}$	V
V _{IH(NRST)} ⁽¹⁾	NRST Input high level voltage	$V_{DD} = V_{DDA} = 3.63 \text{ V}$	$0.65\ V_{DD}$	_	_	V
V _{hyst} ⁽¹⁾	Schmidt trigger Voltage hysteresis		_	200	_	mV
R _{pu} ⁽²⁾	Pull-up equivalent resistor	_	_	40		kΩ

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-4. Recommended external NRST pin circuit⁽¹⁾



⁽²⁾ Guaranteed by design, not tested in production.



(1) Unless the voltage on NRST pin go below V_{IL(NRST)} level, the device would not generate a reliable reset.

4.12. **GPIO** characteristics

Table 4-27. I/O port DC characteristics(1)(3)

Symbol	Parameter		Conditions	Min	Тур	Max	Unit
VIL	Standard IO Low level input voltage		$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63$	_	_	0.35 V _{DD}	V
	5V-tolerant IO Low level input voltage		$1.71 \text{ V} \le \text{V}_{DD} = \text{V}_{DDA} \le 3.63 \text{ V}$	_	_	0.35 V _{DD}	V
			tandard IO Low level input 1.71 V ≤ V _{DD} = V _{DDA} ≤ 3.63 0.65		_	_	V
VIH	5V-tolerant IO Low level input voltage		1.71 V \leq V _{DD} = V _{DDA} \leq 3.63 V	0.65 V _{DD}	_	_	V
	Low level output voltage		V _{DD} = 1.71V	_	_	0.19	
Vol	for an IO Pin		V _{DD} = 3.3 V	_	_	0.12	V
	$(I_{IO} = +8 \text{ mA})$		V _{DD} = 3.63V	_	_	0.11	
	Low level output voltage		V _{DD} = 1.71V	_	_	0.61	
V _{OL}	for an IO Pin		V _{DD} = 3.3 V	_	_	0.3	V
	(I _{IO} = +20 mA)		V _{DD} = 3.63V	_	_	0.29	
	High level output voltage		V _{DD} = 1.71V	1.48	_	_	
V _{OH}	for an IO Pin		V _{DD} = 3.3 V	3.17	_	_	V
	$(I_{IO} = +8 \text{ mA})$		$V_{DD} = 3.63V$	3.47	_		
	High level output voltage		V _{DD} = 1.71V	_	_		
Vон	for an IO Pin		$V_{DD} = 3.3 \text{ V}$	2.96	_		V
	(I _{IO} = +20 mA)		$V_{DD} = 3.63V$	3.26	_		
R _{PU} ⁽²⁾	Internal pull-up	All pins		_	40	_	kΩ
	resistor	PA10	_	_	10	_	V77
R _{PD} ⁽²⁾	Internal pull-	All pins	_	_	40	_	kΩ
KPD ^(€)	down resistor PA10		_	_	10	_	L/77

⁽¹⁾ Based on characterization, not tested in production.

Table 4-28. I/O port AC characteristics(1)(2)

GPIOx_MDy[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
CDIOV CTL - MDvI4.01 40	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	4	
GPIOx_CTL->MDy[1:0]=10 (IO_Speed = 2MHz)	Maximum frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	3	MHz
		$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	2	
GPIOx_CTL->MDy[1:0] = 01 (IO_Speed = 10MHz)	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	60	
	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	30	MHz
	ii equelicy ($1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	12	

⁽²⁾ Guaranteed by design, not tested in production.


⁽³⁾ All pins except PC13 / PC14 / PC15. Since PC13 to PC15 are supplied through the Power Switch, which can only be obtained by a small current, the speed of GPIOs PC13 to PC15 should not exceed 2 MHz when they are in output mode(maximum load: 30 pF).



GPIOx_MDy[1:0] bit value ⁽³⁾	Parameter	Conditions	Max	Unit
GPIOx_CTL->MDy[1:0]=11	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	100	
	frequency ⁽⁴⁾	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	80	MHz
(IO_Speed = 50MHz)		$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 50 \text{ pF}$	60	
GPIOx_CTL->MDy[1:0]=11 and	Maximum	$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 10 \text{ pF}$	120	
GPIOx_SPDy=1		$1.8 \le V_{DD} \le 3.63 \text{ V}, C_L = 30 \text{ pF}$	100	MHz
(IO_Speed = MAX)	frequency ⁽⁴⁾	1.8 ≤ V _{DD} ≤ 3.63 V, C _L = 50 pF	80	

- (1) Based on characterization, not tested in production.
- (2) Unless otherwise specified, all test results given for $T_A = 25$ °C.
- (3) The I/O speed is configured using the GPIOx_CTL -> MDy[1:0] bits. Refer to the GD32E50x user manual which is selected to set the GPIO port output speed.
- (4) The maximum frequency is defined in <u>Figure 4-5. I/O port AC characteristics definition</u>, and maximum frequency cannot exceed 180 MHz.

Figure 4-5. I/O port AC characteristics definition



4.13. Temperature sensor characteristics

Table 4-29. Temperature sensor characteristics(1)

Symbol	Parameter	Min	Тур	Max	Unit
TL	VSENSE linearity with temperature	_	±1.5	_	$^{\circ}$
Avg_Slope	Average slope	_	4.1	_	mV/°C
V ₂₅	Voltage at 25 ℃	_	1.45	_	V
t _{S_temp} (2)	ADC sampling time when reading the temperature	_	17.1	_	μs

⁽¹⁾ Based on characterization, not tested in production.

4.14. ADC characteristics

Table 4-30. ADC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DDA}^{(1)}$	Operating voltage	_	1.71	3.3	3.63	V
V _{IN} ⁽¹⁾	ADC input voltage range	_	0	_	V _{REF+}	V
V _{REF+} (2)	Positive Reference Voltage	_	1.71	_	V_{DDA}	V

⁽²⁾ Shortest sampling time can be determined in the application by multiple iterations.



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{REF-} (2)	Negative Reference Voltage	_	_	Vssa	_	٧
f _{ADC} ⁽¹⁾	ADC clock	V _{DDA} = 1.71 V to 2.4 V	0.1	_	14	MHz
IADC	ADC Clock	$V_{DDA} = 2.4 \text{ V to } 3.63 \text{ V}$	0.1	_	35	MHz
		12-bit	0.007	_	2.5	
f s ⁽¹⁾	Sampling rate	10-bit	0.008	_	2.92	MS
IS ^(*)		8-bit	0.01	_	3.5	PS
		6-bit	0.013	_	4.38	
V _{AIN} ⁽¹⁾	Analog input voltage	16 external; 2 internal	0	_	V_{DDA}	V
R _{AIN} ⁽²⁾	External input impedance	See <u>Equation 2</u>	_	_	175.8	kΩ
R _{ADC} ⁽²⁾	Input sampling switch resistance	_	_	_	0.5	kΩ
C _{ADC} ⁽²⁾	Input sampling capacitance	No pin/pad capacitance included	_	_	4	рF
t _{CAL} ⁽²⁾	Calibration time	f _{ADC} = 35 MHz	_	15.94	_	μs
t _s (2)	Sampling time	f _{ADC} = 35 MHz	0.043	_	6.84	μs
	Total assurancian	12-bit	_	14	_	
to a. v. (2)	Total conversion	10-bit	_	12	_	1/
tconv ⁽²⁾	time(including sampling	8-bit	_	10	_	f _{ADC}
	time)	6-bit	_	8	_	
t _{SU} (2)	Startup time	_		_	1	μs

⁽¹⁾ Based on characterization, not tested in production.

Equation 2:

$$\mathsf{R}_{\mathsf{AIN}} \; \mathsf{max} \; \mathsf{formula} \; \mathsf{R}_{\mathsf{AIN}} \! < \! \tfrac{\mathsf{T_s}}{\mathsf{f}_{\mathsf{ADC}}^* \mathsf{C}_{\mathsf{ADC}}^* \mathsf{In} \, (2^{\mathsf{N+2}})} \! - \! \mathsf{R}_{\mathsf{ADC}}$$

The formula above (Equation 2) is used to determine the maximum external impedance allowed for an error below 1/4 of LSB. Here N = 12 (from 12-bit resolution).

Table 4-31. ADC R_{AIN} max for $f_{ADC} = 35$ MHz

Table Tell Tibe Italia	TOT TADE - OF THISE	
T _s (cycles)	t _s (µs)	R _{AIN max} (kΩ)
1.5	0.043	0.6
7.5	0.21	5.0
13.5	0.39	9.4
28.5	0.81	20.5
41.5	1.19	30.0
55.5	1.59	40.0
71.5	2.04	52.0
239.5	6.84	175.8

Table 4-32. ADC dynamic accuracy at f_{ADC} = 14 MHz V_{DDA} = 1.8 $V^{(1)}$

Symbol	Parameter	Test conditions		Min	Тур	Max	Unit
ENOB	Effective number of bits	f _{ADC} = 14 MHz	Single ended	10.4	10.8		bits

⁽²⁾ Guaranteed by design, not tested in production.

GD32E503xx Datasheet

Symbol	Parameter	Test conditions		Min	Тур	Max	Unit
		$V_{DDA} = V_{REF+} = 1.8 \text{ V}$	Differential	10.9	11.3		
SNDR	Signal-to-noise and	Input Frequency = 20	Single ended	64.4	66.8	_	
	distortion ratio	kHz	Differential	67.5	69.9	_	
SNR	Signal-to-noise ratio		Single ended	64.5	66.9	_	dB
SINK	Signal-to-noise ratio		Differential	67.6	70.2	_	uБ
THD	Total harmonic		Single ended	_	-81	-78	
IND	distortion		Differential	_	-82	-79	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-33. ADC dynamic accuracy at f_{ADC} = 35 MHz V_{DDA} = 3.3 $V^{(1)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB	Effective number of bits		Single ended	10.7	11.1	_	bita
	Effective number of bits		Differential	11	11.4	_	bits
CNDD	Signal-to-noise and	f _{ADC} = 35 MHz	Single ended	66.2	68.6	_	
SNDR	distortion ratio	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Differential	68.2	70.6	_	
CND	SNR Signal-to-noise ratio	Input Frequency = 20	Single ended	66	68.8	_	dB
SINK		kHz	Differential	68	71	_	uБ
TUD	Total harmonic		Single ended	_	-82	-78	
THD	distortion		Differential	_	-83	-79	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-34. ADC dynamic accuracy at $f_{ADC} = 35$ MHz $V_{DDA} = 2.4$ $V^{(1)}$

Symbol	Parameter	Test condit	ions	Min	Тур	Max	Unit
ENOB			Single ended	10.6	11	_	bits
	Effective number of bits		Differential	11	11.4	_	טונס
SNDR	Signal-to-noise and	f _{ADC} = 35 MHz	Single ended	66	68.3	_	
SNDK	distortion ratio	$V_{DDA} = V_{REF+} = 2.4 \text{ V}$	Differential	68	70.4	_	
SNR	0: 11 : "	Input Frequency = 20	Single ended	65	68.5	_	40
SINK	Signal-to-noise ratio	kHz	Differential	67	70.8	_	dB
THD	Total harmonic		Single ended	_	-82	-78	
IND	distortion		Differential		-83	-79	

⁽¹⁾ Based on characterization, not tested in production.

Table 4-35. ADC static accuracy at f_{ADC} = 14 MHz V_{DDA} = 1.8 $V^{(1)}$

Symbol	Parameter	Test condi	tions	Тур	Max	Unit
Offset Offset error Differential linearity	Officet orrer		Single ended	±0.5	±1	
		Differential	±0.5	±1		
	Differential linearity	f _{ADC} = 14 MHz	Single ended	±0.5	±1	LSB
DNL	error	$V_{DDA} = V_{REF+} = 1.8 \text{ V}$	Differential	±0.6	±1	LOD
INL	Integral linearity error		Single ended	±0.6	±1	
IINL	Integral linearity error		Differential	±0.8	±1.5	

⁽¹⁾ Based on characterization, not tested in production.



Table 4-36. ADC static accuracy at $f_{ADC} = 35$ MHz $V_{DDA} = 3.3$ $V^{(1)}$

Symbol	Parameter	Test condi	tions	Тур	Max	Unit			
Offset Offset of Differential	0". 1	Offcot orror	Single ended	±0.5	±1				
	Oliset error		Differential	±0.5	±1				
	Differential linearity	f _{ADC} = 35 MHz	Single ended	±0.5	±0.8	LOD			
DNL	error	$V_{DDA} = V_{REF+} = 3.3 \text{ V}$	Differential	±0.7	±1	LSB			
INL			Single ended	±0.7	±1				
	Integral linearity error		Differential	±0.9	±1.5				

⁽¹⁾ Based on characterization, not tested in production.

Table 4-37. ADC static accuracy at f_{ADC} = 35 MHz V_{DDA} = 2.4 $V^{(1)}$

Symbol	Parameter	Test condi	tions	Тур	Max	Unit
Offset Offset error	0" 1		Single ended	±0.5	±1	
		Differential	±0.5	±1		
DNI		f _{ADC} = 35 MHz	Single ended	±0.5	±0.8	LSB
DINL		$V_{DDA} = V_{REF+} = 2.4 \text{ V}$	Differential	±0.6	±1	LSD
INL			Single ended	±0.6	±1	
	Integral linearity error		Differential	±0.8	±1.5	

⁽¹⁾ Based on characterization, not tested in production.



4.15. DAC characteristics

Table 4-38. DAC characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V _{DDA} ⁽¹⁾	Operating voltage	_	1.8	3.3	3.63	V
V _{REF+} (2)	Positive Reference Voltage	_	1.8	_	V_{DDA}	V
V _{REF-} (2)	Negative Reference Voltage	_	_	Vssa	_	V
R _{LOAD} ⁽²⁾	Load resistance	Resistive load with buffer ON	5	_	_	kΩ
Ro ⁽²⁾	Impedance output with buffer OFF	_		_	15	kΩ
C _{LOAD} (2)	Load capacitance	No pin/pad capacitance included		—	50	pF
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer ON		0.2	_		V
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer ON	_	_	_	VDDA -0.2	V
DAC_OUT min ⁽²⁾	Lower DAC_OUT voltage with buffer OFF	_		0.5		mV
DAC_OUT max ⁽²⁾	Higher DAC_OUT voltage with buffer OFF	_	_	_	VREF -1LSB	٧
I _{DDA} ⁽¹⁾	DAC current consumption	With no load, middle code(0x800) on the input, V _{REF+} = 3.63 V With no load, worst code(0xF1C) on the input, V _{REF+} = 3.63 V		400		uA
IDDA\ /	in quiescent mode			450		uA
IDDVREF+(1)	DAC current consumption	With no load, middle code(0x800) on the input, V _{REF+} = 3.63 V		100		uA
IDDVREF+\ /	in quiescent mode	With no load, worst code(0xF1C) on the input, V _{REF+} = 3.63 V		150	_	uA
DNL ⁽¹⁾	Differential non-linearity error	DAC in 12-bit mode		_	±2	LSB
INL ⁽¹⁾	Integral non-linearity	DAC in 12-bit mode		_	±4	LSB
Offset ⁽¹⁾	Offset error	DAC in 12-bit mode	_	_	10	LSB
GE ⁽¹⁾	Gain error	DAC in 12-bit mode	_	_	0.5	%
T _{setting} (1)	Settling time	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ	_	_	0.5	μs
T _{wakeup} ⁽²⁾	Wakeup from off state	_	_	_	5	μs
Update rate ⁽²⁾	Max frequency for a correct DAC_OUT change from code i to i±1LSBs	C _{LOAD} ≤ 50 pF, R _{LOAD} ≥ 5 kΩ	_	_	4	MS/s
PSRR ⁽²⁾	Power supply rejection	_	55	80	_	dB



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	ratio					
	(to V _{DDA})					

- (1) Based on characterization, not tested in production.
- (2) Guaranteed by design, not tested in production.


4.16. I2C characteristics

Table 4-39. I2C characteristics(1)(2)

Symbol	Parameter	Condition	Standard	d mode	Fast mode		Fast mode plus		Unit
		S	Min	Max	Min	Max	Min	Max	
t _{SCL(H)}	SCL clock high time	_	4.0	_	0.6	_	0.2	_	μs
t _{SCL(L)}	SCL clock low time	_	4.7	_	1.3	_	0.5	_	μs
t _{su(SDA)}	SDA setup time	_	250	_	100		50	_	ns
t _{h(SDA)}	SDA data hold time	_	0(3)	3450	0	900	0	450	ns
tr(SDA/SCL)	SDA and SCL rise time	_	_	1000	_	300		120	ns
tf(SDA/SCL)	SDA and SCL fall time	_	_	300	_	300	_	120	ns
t _{h(STA)}	Start condition hold time	_	4.0	_	0.6	_	0.26	_	μs

- (1) Guaranteed by design, not tested in production.
- (2) To ensure the standard mode I2C frequency, f_{PCLK1} must be at least 2 MHz. To ensure the fast mode I2C frequency, f_{PCLK1} must be at least 4 MHz. To ensure the fast mode plus I2C frequency, f_{PCLK1} must be at least a multiple of 10 MHz.
- (3) The device should provide a data hold time of 300 ns at least in order to bridge the undefined region of the falling edge of SCL.

Figure 4-6. I2C bus timing diagram





4.17. SPI characteristics

Table 4-40. Standard SPI characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
fsck	SCK clock frequency	_	_	_	22.5	MHz	
t _{SCK(H)}	SCK clock high time	Master mode, f _{PCLKx} = 90 MHz, presc = 4	_	22.2	_	ns	
t _{SCK(L)}	SCK clock low time	Master mode, $f_{PCLKx} = 90 \text{ MHz}$, presc = 4	_	22.2	_	ns	
	SPI master mode						
t _{V(MO)}	Data output valid time	_	_	_	10	ns	
t _{SU(MI)}	Data input setup time	_	1	_	_	ns	
t _{H(MI)}	Data input hold time	_	0	_	_	ns	
		SPI slave mode					
t _{SU(NSS)}	NSS enable setup time	_	0	_	_	ns	
t _{H(NSS)}	NSS enable hold time	_	1		_	ns	
t _{A(SO)}	Data output access time	_	_	10	_	ns	
t _{DIS(SO)}	Data output disable time	_	_	11	_	ns	
t _{V(SO)}	Data output valid time	_	_	11	_	ns	
t _{SU(SI)}	Data input setup time	_	0	_	_	ns	
$t_{\text{H(SI)}}$	Data input hold time	_	1	_		ns	

⁽¹⁾ Based on characterization, not tested in production.

Figure 4-7. SPI timing diagram - master mode







Figure 4-8. SPI timing diagram - slave mode





4.18. I2S characteristics

Table 4-41. I2S characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		Master mode (data: 32 bits,		0.04		
fск	Clock frequency	Audio frequency = 96 kHz)	_	6.21	_	MHz
		Slave mode	_	_	12.5	
tн	Clock high time		_	81	_	ns
t∟	Clock low time	_	_	81	_	ns
t _{V(WS)}	WS valid time	Master mode	_	3	_	ns
t _{H(WS)}	WS hold time	Master mode	_	3	_	ns
tsu(ws)	WS setup time	Slave mode	0	_	_	ns
t _{H(WS)}	WS hold time	Slave mode	2	_	_	ns
Duoveses	I2S slave input clock duty	Slave mode		50		%
Ducy _(SCK)	cycle	Slave mode		50		70
t _{SU(SD_MR)}	Data input setup time	Master mode	1	_	_	ns
t _{SU(SD_SR)}	Data input setup time	Slave mode	0	_	_	ns
th(SD_MR)	Data input hold time	Master receiver	0	_	_	ns
t _{H(SD_SR)}	Data input hold time	Slave receiver	1	_	_	ns
	Data autout valid time	Slave transmitter			10	20
tv(sd_st)	Data output valid time	(after enable edge)		_	10	ns
4	Data autout hold time	Slave transmitter	3			20
th(SD_ST)	Data output hold time	(after enable edge)	3	_	_	ns
4	Data autaut valid tima	Master transmitter			10	20
t _{V(SD_MT)}	Data output valid time	(after enable edge)			10	ns
t	Data autout hold time	Master transmitter	0	_		
th(SD_MT)	Data output hold time	(after enable edge)	0			ns

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Based on characterization, not tested in production



Figure 4-9. I2S timing diagram - master mode





Figure 4-10. I2S timing diagram - slave mode





4.19. USART characteristics

Table 4-42. USART characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency	f _{PCLKx} = 180 MHz		_	90	MHz
t _{SCK(H)}	SCK clock high time	f _{PCLKx} = 180 MHz	5	_	_	ns
t _{SCK(L)}	SCK clock low time	f _{PCLKx} = 180 MHz	5	_	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.20. USBD characteristics

Table 4-43. USBD start up time

Symbol	Parameter	Max	Unit
tstartup ⁽¹⁾	USBD startup time	1	μs

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-44. USBD DC electrical characteristics

Symbol		Parameter	Conditions	Min	Тур	Max	Unit	
	V_{DD}	USBFS operating voltage	_	3	_	3.63		
Input	V_{DI}	Differential input sensitivity	_	0.2	_	_	V	
levels ⁽¹⁾	V _{CM}	Differential common mode range	Includes V _D range	8.0	_	2.5	V	
	Vse	Single ended receiver threshold	_	8.0	_	2.0		
Output	V_{OL}	Static output level low	$R_L of 1.0~k\Omega$ to $3.63~V$	_	_	0.3	V	
levels (2)	V _{OH}	Static output level high	R_L of 15 k Ω to V_{SS}	2.8	3.3	3.63	V	


⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-45. USBD full speed-electrical characteristics(1)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _R	Rise time	CL = 50 pF	4	5	20	ns
t _F	Fall time	CL = 50 pF	4	5	20	ns
t _{RFM}	Rise/ fall time matching	t _R / t _F	90	_	110	%
VCRS	Output signal crossover voltage	_	1.3		2.0	V

⁽¹⁾ Guaranteed by design, not tested in production.

Figure 4-11. USBD timings: definition of data signal rise and fall time



⁽²⁾ Based on characterization, not tested in production.



4.21. SDIO characteristics

Table 4-46. SDIO characteristics(1)(2)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit	
f _{PP} (3)	Clock frequency in data transfer mode	_	0	_	48	MHz	
t _{W(CKL)} (3)	Clock low time	f _{pp} = 48 MHz	10.5	11	_	ns	
t _{W(CKH)} (3)	Clock high time	$f_{pp} = 48 \text{ MHz}$	9.5	10	_	ns	
	CMD, D inputs (referenced to C	K) in MMC and SI	O HS mo	de			
t _{ISU} ⁽⁴⁾	Input setup time HS	$f_{pp} = 48 \text{ MHz}$	4	_	_	ns	
t _{IH} ⁽⁴⁾	Input hold time HS	f _{pp} = 48 MHz	3	_	_	ns	
	CMD, D outputs (referenced to 0	CK) in MMC and S	D HS mo	ode			
tov ⁽³⁾	Output valid time HS	f _{pp} = 48 MHz	_	_	13.8	ns	
t _{OH} (3)	Output hold time HS	$f_{pp} = 48 \text{ MHz}$	12	_	_	ns	
	CMD, D inputs (referenced t	o CK) in SD defau	ılt mode				
tisup(4)	Input setup time SD	f _{pp} = 24 MHz	3	_	_	ns	
t _{IHD} (4)	Input hold time SD	f _{pp} = 24 MHz	3	_	_	ns	
	CMD, D outputs (referenced to CK) in SD default mode						
tovD(3)	Output valid default time SD	f _{pp} = 24 MHz	_	2.4	2.8	ns	
t _{OHD} (3)	Output hold default time SD	f _{pp} = 24 MHz	0.8	_	_	ns	

⁽¹⁾ CLK timing is measured at 50% of V_{DD} .

4.22. EXMC characteristics

Table 4-47. Asynchronous non-multiplexed SRAM/PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	27	29	ns
$t_{V(NOE_NE)}$	EXMC_NEx low to EXMC_NOE low	0		ns
t _{w(NOE)}	EXMC_NOE low time	27	29	ns
t _{h(NE_NOE)}	EXMC_NOE high to EXMC_NE high hold time	0	1	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0		ns
$t_{v(BL_NE)}$	EXMC_NEx low to EXMC_BL valid	0		ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	21.4	1	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	21.4	1	ns
t _{h(DATA_NOE)}	Data hold time after EXMC_NOE high	0		ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	1	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0		ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns

⁽¹⁾ $C_L = 30 pF$.

⁽²⁾ Capacitive load $C_L = 30 pF$.

⁽³⁾ Based on characterization, not tested in production.

⁽⁴⁾ Guaranteed by design, not tested in production

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



Table 4-48. Asynchronous non-multiplexed SRAM/PSRAM/NOR write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	15.8	17.8	ns
tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	4.6	1	ns
t _{w(NWE)}	EXMC_NWE low time	4.6	6.6	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4.6	6.6	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{V(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns
t _{h(AD_NADV)}	EXMC_AD(address) valid hold time after EXMC_NADV high	10.2	1	ns
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4.6	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4.6	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	15.8	17.8	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	4.6		ns
t _{h(DATA_NWE)}	Data hold time after EXMC_NWE high	4.6	6.6	ns

⁽¹⁾ $C_L = 30 \text{ pF}.$

Table 4-49. Asynchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	38.2	40.2	ns
t _{V(NOE_NE)}	EXMC_NEx low to EXMC_NOE low	15.8		ns
t _{w(NOE)}	EXMC_NOE low time	21.4	23.4	ns
th(NE_NOE)	EXMC_NOE high to EXMC_NE high hold time	0		ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
t _{v(A_NOE)}	Address hold time after EXMC_NOE high	0	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{h(BL_NOE)}	EXMC_BL hold time after EXMC_NOE high	0	_	ns
t _{su(DATA_NE)}	Data to EXMC_NEx high setup time	22.4	_	ns
t _{su(DATA_NOE)}	Data to EXMC_NOEx high setup time	22.4	_	ns
th(DATA_NOE)	Data hold time after EXMC_NOE high	0	_	ns
t _{h(DATA_NE)}	Data hold time after EXMC_NEx high	0	_	ns
t _{v(NADV_NE)}	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns
T _{h(AD_NADV)}	EXMC_AD(adress) valid hold time after EXMC_NADV high 4.6		6.6	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-50. Asynchronous multiplexed PSRAM/NOR write timings (1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(NE)}	EXMC_NE low time	27	29	ns

⁽²⁾ Guaranteed by design, not tested in production.

 $^{(3) \}quad \text{Based on configure: } f_{\text{HCLK}} = 180 \text{ MHz, AddressSetupTime} = 0, \\ \text{AddressHoldTime} = 1, \\ \text{DataSetupTime} = 1.$

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.



tv(NWE_NE)	EXMC_NEx low to EXMC_NWE low	7.3	_	ns
t _{w(NWE)}	EXMC_NWE low time	15.8	17.8	ns
t _{h(NE_NWE)}	EXMC_NWE high to EXMC_NE high hold time	4.6	_	ns
t _{v(A_NE)}	EXMC_NEx low to EXMC_A valid	0	_	ns
tv(nadv_ne)	EXMC_NEx low to EXMC_NADV low	0	_	ns
t _{w(NADV)}	EXMC_NADV low time	4.6	6.6	ns
4	EXMC_AD(address) valid hold time after	4.0		ns
t _{h(AD_NADV)}	EXMC_NADV high	4.6		115
t _{h(A_NWE)}	Address hold time after EXMC_NWE high	4.6	_	ns
t _{h(BL_NWE)}	EXMC_BL hold time after EXMC_NWE high	4.6	_	ns
t _{v(BL_NE)}	EXMC_NEx low to EXMC_BL valid	0	_	ns
t _{v(DATA_NADV)}	EXMC_NADV high to DATA valid	4.6	_	ns
th(DATA_NWE)	Data hold time after EXMC_NWE high	4.6	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-51. Synchronous multiplexed PSRAM/NOR read timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	22.4	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0		ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2		ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0		ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _{d(CLKH-NOEH)}	EXMC_CLK high to EXMC_NOE high	10.2	_	ns
t _{d(CLKL-ADV)}	EXMC_CLK low to EXMC_AD valid	0	_	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns

⁽¹⁾ $C_L = 30 pF$.

Table 4-52. Synchronous multiplexed PSRAM write timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	22.4	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, AddressSetupTime = 0, AddressHoldTime = 1, DataSetupTime = 1.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Based on configure: f_{HCLK} = 180 MHz, BurstAccessMode = Enable; Memory Type = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); Data Latency = 1.

GD32E503xx Datasheet

Symbol	Parameter	Min	Max	Unit
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	10.2	ı	ns
t _{d(CLKL-ADIV)}	EXMC_CLK low to EXMC_AD invalid	0	_	ns
td(CLKL-DATA)	EXMC_A/D valid data after EXMC_CLK low	0	_	ns
th(CLKL-NBLH)	EXMC_CLK low to EXMC_NBL high	0		ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: f_{HCLK} = 180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-53. Synchronous non-multiplexed PSRAM/NOR read timings⁽¹⁾⁽²⁾⁽³⁾

Symbol	Parameter	Min	Max	Unit
t _{w(CLK)}	EXMC_CLK period	22.4	_	ns
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	_	ns
t _{d(CLKL-NADVL)}	EXMC_CLK low to EXMC_NADV low	0	_	ns
t _{d(CLKL-NADVH)}	EXMC_CLK low to EXMC_NADV high	0	_	ns
td(CLKL-AV)	EXMC_CLK low to EXMC_Ax valid	0	_	ns
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns
t _{d(CLKL-NOEL)}	EXMC_CLK low to EXMC_NOE low	0	_	ns
t _d (CLKH-NOEH)	EXMC_CLK high to EXMC_NOE high	10.2	_	ns

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: HCLK=180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.

Table 4-54. Synchronous non-multiplexed PSRAM write timings(1)(2)(3)

Symbol	Parameter	Min	Max	Unit	
t _{w(CLK)}	EXMC_CLK period	22.4	_	ns	
t _{d(CLKL-NExL)}	EXMC_CLK low to EXMC_NEx low	0	_	ns	
t _{d(CLKH-NExH)}	EXMC_CLK high to EXMC_NEx high	10.2	_	ns	
td(CLKL-NADVL)	EXMC_CLK low to EXMC_NADV low	0	_	ns	
td(CLKL-NADVH)	EXMC_CLK low to EXMC_NADV high	0	_	ns	
t _{d(CLKL-AV)}	EXMC_CLK low to EXMC_Ax valid	0	_	ns	
t _{d(CLKH-AIV)}	EXMC_CLK high to EXMC_Ax invalid	10.2	_	ns	
t _{d(CLKL-NWEL)}	EXMC_CLK low to EXMC_NWE low	0	_	ns	
t _{d(CLKH-NWEH)}	EXMC_CLK high to EXMC_NWE high	10.2	_	ns	
t _{d(CLKL-DATA)}	EXMC_A/D valid data after EXMC_CLK low	0	_	ns	
t _{h(CLKL-NBLH)}	EXMC_CLK low to EXMC_NBL high	0	_	ns	

⁽¹⁾ $C_L = 30 pF$.

- (2) Guaranteed by design, not tested in production.
- (3) Based on configure: HCLK = 180 MHz, BurstAccessMode = Enable; MemoryType = PSRAM; WriteBurst = Enable; CLKDivision = 3 (EXMC_CLK is 4 divided by HCLK); DataLatency = 1.



4.23. Serial/Quad Parallel Interface (SQPI) characteristics

Table 4-55.SQPI characteristics

Symbol	Parameter	Min	Тур	Max	Unit
t _{CLK} ⁽²⁾	CLK period	11.0 ⁽⁴⁾	ı	_	ns
t _{CD} ⁽²⁾	CLK high level duty for even clock divided	45	50	55	%
ICD(=/	CLK high level duty for odd clock divided	45	_	71	70
t _{KHKL} (3)	CLK rise or fall time	_	_	3	ns
t _{CPH} ⁽²⁾	CE# high between subsequent burst operations	22.2	_	_	ns
t _{CEM} ⁽²⁾	CE# low pulse width	88.8	_	_	ns
t _{CSP} (2)	CE# setup time to CLK rising edge	5.5	_	177.7	ns
t _{CHD} ⁽²⁾	CE# hold time from CLK rising edge	5.5	_	177.7	ns
tsP ⁽²⁾	Setup time to active CLK edge	5.5	_	177.7	ns
t _{HD} ⁽²⁾	Hold time from active CLK edge	5.5	_	177.7	ns
t _{HZ} (2)	CE# rise to data output high-Z	_	0	_	ns
t _{ACLK} (2)	CLK fall to data output valid delay	_	0		ns
t _{KOH} ⁽²⁾	Data hold time from CLK falling edge	_	0	_	ns

⁽¹⁾ Based on characterization, not tested in production.

4.24. Super High-resolution Timer (SHRTIMER) characteristics

Table 4-56. SHRTIMER characteristics⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TA	Timer ambient	fshrtimer = 180 MHz	-40		85)°
IA	temperature range	ISHRIIMER = 100 IVII IZ	-40		0.5	
f SHRTIMER	SHRTIMER input clock	Under T. conditions	_	180	_	MHz
tshrtimer	for DLL	Under T _A conditions	_	5.56	_	ns
tres(SHRTIMER)	Timer resolution time	f _{HPMER} = 180 MHz	_	86.8	_	ps
RESSHRTIMER	Timer resolution	_	_	_	16	bit
4	Dead time generator	_	1/64	_	16	tshrtimer
t _{DTG}	clock period	fshrtimer = 180 MHz	0.0868	_	88.89	ns
	Dead time range	_	_	_	2^16-1	t _{DTG}
t _{DTR} / t _{DTF}	(absolute value)	fshrtimer = 180 MHz	_	_	5825.41	μs
f	Chopper stage clock	_	1/256	_	1/16	f SHRTIMER
f _{CHPFRQ}	frequency	fshrtimer = 180 MHz	0.703	_	11.25	MHz
tuozpuu	Chopper first pulse	_	16		256	tshrtimer
t _{1STPW}	length	f _{SHRTIMER} = 180 MHz	0.089		1.42	μs

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ Guaranteed by design, not tested in production.

⁽³⁾ Output driven mode is 50 MHz. Measured from 10% to 90% of VDD.

⁽⁴⁾ This is designed minimal period. The operating minimal clock period is 22.2 ns(45 MHz = 180 MHz/4).



Table 4-57. SHRTIMER output response to fault protection⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{LAT(DF)}	Digital fault response latency	Propagation delay from SHRTIMER_FLTx digital input to			25	
*EXI(DI)		SHRTIMER_STxCHy output pin			20	
tw(FLT)	Minimum fault pulse width	_	11	_	_	ns
tlat(af)	Analog fault response	Propagation delay from comparator CMPx_IPx input to SHRTIMER_STxCHy output pin	_	_	35	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-58. SHRTIMER output response to external 1 to 10(Synchronous mode⁽¹⁾)

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
TPROP(SHRTIMER)	External event response latency in SHRTIMER	SHRTIMER internal propagation delay ⁽³⁾	5	_	6	tshrtimer ⁽²)
tlat(deev)	Digital external event response latency	Propagation delay from SHRTIMER_EXEVx digital input to SHRTIMER_STxCHy output pin(30pF load)	_	_	48	
tw(FLT)	Minimum external event pulse width	_	11	_	_	ns
tlat(aeev)	Analog external event response latency	Propagation delay from comparator CMPx_IPx input pin to SHRTIMER_STxCHy output pin(30pF load)	_	_	— 60	
T _{JIT(EEV)}	External event response jitter	Jitter of the delay from SHRTIMER_EXEVx digital input or CMPx_IPx input pin to SHRTIMER_STxCHy output pin(30pF load)	_	_	1	tshrtimer ⁽²)
T _{JIT(PW)}	Jitter on output pulse width in response to an external event	_	_	_	0	t _{SHRTIMER} ⁽²

⁽¹⁾ Guaranteed by design, not tested in production.

⁽²⁾ tshrtimer = 1 / fshrtimer with fshrtimer = 180 MHz depending on the clock controller configuration.

⁽³⁾ This parameter does not take into account latency introduced by GPIO or comparator.



Table 4-59. SHRTIMER synchronization input / output⁽¹⁾

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
tw(syncin)	Minimum pulse width on SYNCIN inputs, including SHRTIMER SCIN	_	2	_		tshrtimer ⁽²
t _{LAT(DF)}	Response time to external synchronization request	_	_	_	1	t _{SHRTIMER} ⁽²
t _{W(AF)}	Pulse width on SHRTIMER_SCOUT output	_	1	16		tshrtimer ⁽²
	σαιραι	f _{SHRTIMER} = 180 MHz		88.89	_	ns

⁽¹⁾ Guaranteed by design, not tested in production.

4.25. TIMER characteristics

Table 4-60. TIMER characteristics(1)

Symbol	Parameter	Conditions	Min	Max	Unit
tres	Timer resolution time		1		t _{TIMERxCLK}
tres	Timer resolution time	f _{TIMERxCLK} = 180 MHz	5.6		ns
f _{EXT}	Timer external clock	_	0	f _{TIMERxCLK} /2	MHz
IEXT	frequency	f _{TIMERxCLK} = 180 MHz	0	90	MHz
RES	Timer recolution	TIMERx (except TIMER1)	_	16	hit
KES	Timer resolution	TIMER1	_	32	bit
	16-bit counter clock period	_	1	65536	tTIMERXCLK
	when internal clock is selected	ftimerxclk = 180 MHz	0.0056	364.1	μ6
tcounter	32-bit counter clock period	_	1	2 ³²	t _{TIMERxCLK}
	when internal clock is selected (only TIMER1)	ftimerxclk = 180 MHz	0.0056	23.86	S
	Maximum possible count	_	_	2 ¹⁶ x 2 ¹⁶	tTIMERXCLK
	(except TIMER1)	f _{TIMERxCLK} = 180 MHz	_	23.86	s
tmax_count	Maximum possible count	_	_	2 ¹⁶ x 2 ³²	t _{TIMERxCLK}
	(only TIMER1)	f _{TIMERxCLK} = 180 MHz	_	2 ¹⁶ x 23.86	s

⁽¹⁾ Guaranteed by design, not tested in production.



4.26. WDGT characteristics

Table 4-61. FWDGT min/max timeout period at 40 kHz (IRC40K)(1)

Prescaler divider	PSC[2:0] bits	Min timeout RLD[11:0] = 0x000	Max timeout RLD[11:0] = 0xFFF	Unit
1/4	000	0.025	409.525	
1/8	001	0.025	819.025	
1/16	010	0.025	1638.025	
1/32	011	0.025	3276.025	ms
1/64	100	0.025	6552.025	
1/128	101	0.025	13104.025	
1/256	110 or 111	0.025	26208.025	

⁽¹⁾ Guaranteed by design, not tested in production.

Table 4-62. WWDGT min-max timeout value at 90 MHz (f_{PCLK1})⁽¹⁾

Prescaler divider	PSC[1:0]	Min timeout value CNT[6:0] = 0x40	Unit	Max timeout value CNT[6:0] = 0x7F	Unit
1/1	00	45.51		2.91	
1/2	01	91.02		5.83	mo
1/4	10	182.04	μs	11.65	ms
1/8	11	364.08		23.30	

⁽¹⁾ Guaranteed by design, not tested in production.

4.27. Parameter condition

Unless otherwise specified, all values given for V_{DD} = V_{DDA} = 3.3 V, T_A = 25 °C.



5. Package information

5.1. LQFP144 package outline dimensions

Prigure 5-1. LQFP144 package outline

Detail: F

Detail: F

Detail: F

Section B-B

Section B-B


Figure 5-1. LQFP144 package outline

Table 5-1. LQFP144 package dimensions

Symbol	Min	Тур	Max
А	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	21.80	22.00	22.20
D1	19.90	20.00	20.10
Е	21.80	22.00	22.20
E1	19.90	20.00	20.10
е	_	0.50	_
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-2. LQFP144 recommended footprint





5.2. LQFP100 package outline dimensions

Figure 5-3. LQFP100 package outline





Table 5-2. LQFP100 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	15.80	16.00	16.20
D1	13.90	14.00	14.10
E	15.80	16.00	16.20
E1	13.90	14.00	14.10
е	_	0.50	_
eB	15.05	_	15.35
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°









5.3. LQFP64 package outline dimensions

Figure 5-5. LQFP64 package outline





Table 5-3. LQFP64 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	11.80	12.00	12.20
D1	9.90	10.00	10.10
E	11.80	12.00	12.20
E1	9.90	10.00	10.10
е	_	0.50	_
eB	11.25	_	11.45
L	0.45	_	0.75
L1	_	1.00	_
θ	0°	_	7°



Figure 5-6. LQFP64 recommended footprint





5.4. LQFP48 package outline dimensions

Figure 5-7. LQFP48 package outline





Table 5-4. LQFP48 package dimensions

Symbol	Min	Тур	Max
Α	_	_	1.60
A1	0.05	_	0.15
A2	1.35	1.40	1.45
A3	0.59	0.64	0.69
b	0.18	_	0.26
b1	0.17	0.20	0.23
С	0.13	_	0.17
c1	0.12	0.13	0.14
D	8.80	9.00	9.20
D1	6.90	7.00	7.10
E	8.80	9.00	9.20
E1	6.90	7.00	7.10
е	_	0.50	_
eB	8.10	_	8.25
L	0.45		0.75
L1		1.00	_
θ	0°	_	7°









5.5. Thermal characteristics

Thermal resistance is used to characterize the thermal performance of the package device, which is represented by the Greek letter "θ". For semiconductor devices, thermal resistance represents the steady-state temperature rise of the chip junction due to the heat dissipated on the chip surface.

 θ_{JA} : Thermal resistance, junction-to-ambient.

 θ_{JB} : Thermal resistance, junction-to-board.

 θ_{JC} : Thermal resistance, junction-to-case.

ΨJB: Thermal characterization parameter, junction-to-board.

Ψ_{JT}: Thermal characterization parameter, junction-to-top center.

$$\theta_{JA} = (T_J - T_A)/P_D \tag{5-1}$$

$$\theta_{JB} = (T_J - T_B)/P_D \tag{5-2}$$

$$\theta_{JC} = (T_J - T_C)/P_D \tag{5-3}$$

Where, T_J = Junction temperature.

 T_A = Ambient temperature

T_B = Board temperature

T_C = Case temperature which is monitoring on package surface

P_D = Total power dissipation

 θ_{JA} represents the resistance of the heat flows from the heating junction to ambient air. It is an indicator of package heat dissipation capability. Lower θ_{JA} can be considerate as better overall thermal performance. θ_{JA} is generally used to estimate junction temperature.

 θ_{JB} is used to measure the heat flow resistance between the chip surface and the PCB board.

 θ_{JC} represents the thermal resistance between the chip surface and the package top case. θ_{JC} is mainly used to estimate the heat dissipation of the system (using heat sink or other heat dissipation methods outside the device package).

Table 5-5. Package thermal characteristics⁽¹⁾

Symbol	Condition	Package	Value	Unit
	Natural convection, 2S2P PCB	LQFP144	48.76	
Δ		LQFP100	49.18	°C/W
θ_{JA}		LQFP64	54.57	C/VV
		LQFP48	69.64	
		LQFP144	35.00	
θ _{ЈВ}	Cold plate, 2S2P PCB	LQFP100	22.70	°C/W
		LQFP64	35.08	



GD32E503xx Datasheet

Symbol	Condition	Package	Value	Unit
		LQFP48	43.16	
		LQFP144	12.03	
Ө лс	Cold plata 252B BCB	LQFP100	12.52	°C/W
OJC	Cold plate, 2S2P PCB	LQFP64	18.11	C/VV
		LQFP48	25.36	
		LQFP144	35.32	
	Natural convection, 2S2P PCB	LQFP100	32.85	°C/W
ΨЈВ		LQFP64	35.41	C/VV
		LQFP48	47.75	
		LQFP144	1.86	
	Natural convention 2020 DCD	LQFP100	0.53	°C/W
ΨЈТ	Natural convection, 2S2P PCB	LQFP64	1.10	- C/VV
		LQFP48	2.45	

⁽¹⁾ Thermal characteristics are based on simulation, and meet JEDEC specification.



6. Ordering information

Table 6-1. Part ordering code for GD32E503xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature
	,		0 ,,	operating range
GD32E503ZET6	512	LQFP144	Green	Industrial
GD32E303ZE16	312	LQFF144	Green	-40°C to +85°C
CD22F627CT6	256	LQFP144	Green	Industrial
GD32E503ZCT6	256	LQFP144	Green	-40°C to +85°C
OD20E502VETC	512	LOED400	Cross	Industrial
GD32E503VET6	512	LQFP100	Green	-40°C to +85°C
CD22FF02VCTC	250	LOED400	C	Industrial
GD32E503VCT6	256	LQFP100	Green	-40°C to +85°C
CD22FF02DFTC	540	LOED64	Cross	Industrial
GD32E503RET6	512	LQFP64	Green	-40°C to +85°C
000055000050	050	LOEDC4	0	Industrial
GD32E503RCT6	256	LQFP64	Green	-40°C to +85°C
CD22FF02CFTC	540	LOED40	Cross	Industrial
GD32E503CET6	512	LQFP48	Green	-40°C to +85°C
000000000000000000000000000000000000000	050	1.05040	0	Industrial
GD32E503CCT6	256	LQFP48	Green	-40°C to +85°C



7. Revision history

Table 7-1. Revision history

Revision No.	Description	Date
1.0	Initial Release	Feb.28, 2020
1.1	Module information modification, refers to <i>Functional</i>	Aug.28, 2020
1.1	<u>description</u> .	7 tug.20, 2020
	Modify boot pins in chapter <u>Boot modes</u> ;	
	2. Modify boot loader address in chapter Memory map ;	
	3. Add deep-sleep 1 and deep-sleep 2 mode power	
1.2	consumption data, refers to <i>Power consumption</i> , and	Dec.7, 2020
	modify the LDO mode conditions;	
	4. Electrical characteristics table update, refers to <i>Electrical</i>	
	<u>characteristics</u> .	
	Add CAN module related information.	
	2. Modify I2C and SPI timing diagrams, refers to <u>I2C</u>	
1.3	characteristics and SPI characteristics.	Mar.24, 2021
	3. CAN module description modification, refers to Controller	
	area network (CAN).	
	1. Delete the OSCIN from PD0 remap information in chapter	
	2.6, and delete OSCOUT from PD1 remap information in	
	chapter 2.6, and delete PD0 / PD1 from OSCIN /	
	OSCOUT remap information in chapter 2.6.3 and 2.6.4,	
	delete ETM related functions in chapter 2.6, refers to <i>Pin</i>	
	definitions.	
1.4	2. Modify pinouts, refers to <i>Pinouts and pin assignment</i> .	Dec.14, 2021
	3. Update SPI and I2S timing diagrams, refers to <u>SPI</u>	
	characteristics and I2S characteristics.	
	4. Update package information and ordering information,	
	refers to <i>Package information</i> and <i>Ordering</i>	
	information.	
	1. Add P _D parameter in <i>Table 4-1. Absolute maximum</i>	
	ratings ⁽¹⁾⁽⁴⁾ .	
	2. Add EMI parameter, refers to <i>Table 4-9. EMI</i>	
	characteristics ⁽¹⁾ .	
	3. Modify LQFP64 package information, refer to <u>LQFP64</u>	
1.5	package outline dimensions.	Jun.30, 2022
	4. Update NRST external pin circuit, refer to <i>Figure 4-4.</i>	•
	Recommended external NRST pin circuit ⁽¹⁾ .	
	5. Change parameters in DC operating conditions, refer to	
	Table 4 2. DC operating conditions.	
	6. EXMC related pin update, refer to <i>Pin definitions</i> .	
	1 1 ,	



Important Notice

This document is the property of GigaDevice Semiconductor Inc. and its subsidiaries (the "Company"). This document, including any product of the Company described in this document (the "Product"), is owned by the Company under the intellectual property laws and treaties of the People's Republic of China and other jurisdictions worldwide. The Company reserves all rights under such laws and treaties and does not grant any license under its patents, copyrights, trademarks, or other intellectual property rights. The names and brands of third party referred thereto (if any) are the property of their respective owner and referred to for identification purposes only.

The Company makes no warranty of any kind, express or implied, with regard to this document or any Product, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. The Company does not assume any liability arising out of the application or use of any Product described in this document. Any information provided in this document is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Except for customized products which has been expressly identified in the applicable agreement, the Products are designed, developed, and/or manufactured for ordinary business, industrial, personal, and/or household applications only. The Products are not designed, intended, or authorized for use as components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, atomic energy control instruments, combustion control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or Product could cause personal injury, death, property or environmental damage ("Unintended Uses"). Customers shall take any and all actions to ensure using and selling the Products in accordance with the applicable laws and regulations. The Company is not liable, in whole or in part, and customers shall and hereby do release the Company as well as it's suppliers and/or distributors from any claim, damage, or other liability arising from or related to all Unintended Uses of the Products. Customers shall indemnify and hold the Company as well as it's suppliers and/or distributors harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of the Products.

Information in this document is provided solely in connection with the Products. The Company reserves the right to make changes, corrections, modifications or improvements to this document and Products and services described herein at any time, without notice.

© 2022 GigaDevice - All rights reserved