




Lecture 6

1

Control Statements




Ali Nawab

(2)

ComparatorLT (behavioral)

Less Than



```

library ieee;
use ieee.std_logic_1164.all;

```

```

entity ComparatorLT is
port(
    input1, input2: in integer;
    lt: out std_logic
);
end entity;

```

```

architecture behavior of ComparatorLT is
begin

```

```

    lt <= '1' when (input1 < input2) else '0';

```

```


end architecture;

```

③


Comparator GT (behavioral)

Greater Than




(4)

Comparator EQ (behavioral)



(5)

ComparatorNEQ (behavioral)



(6)

Design a Custom SPP from the following code:


```

x = a + b;
y = a - b;
if (x < y) {
    z = x;
} else {
    z = y;
}

```


The inputs are a and b
The output is z

① Hierarchy




Always Fill In
The Details

② FSMD




7


3) DP



4) CU (FSM)



[5] Processor



(9)

Design a custom SPP for the following code:


```

int z=0;
int x=0;
while(X<20) {
    Z = Z + X;
    X++;
}
Z = Z * n

```


The input is n
The output is Z

① Hierarchy




Always Fill In
The Details

② FSM




10


3 DP



4) CU (FSM)



15] Processor



11


(12)

Design a custom SPP for the following Java method:


```
public int factorial (int n) {
    int f = 1;
    for (int i = 1; i < n + 1; i++) {
        f = f * i;
    }
    return f;
}
```

input → output

II Hierarchy




② FSMD




13


[3] DP



[4] CU (FSM)



15] Processor (Factorial)



Try implementing the previous design in VHDL.