Lecture 3

Technology: A manner of accomplishing a task, especially using technique processes, methods, or knowledge.

. Processor Technology

- 1. General Purpose Processor (Software)
 - . The GPP designer builds a programmable device which is suitable for many applications to maximize the number of devices sold. Two different
 - . A GPP has:
 - a. A program memory b. A general datapath
 - . To an embedded system designer (you), implementing on a GPP is considered the "Software" portion, Simply because the designer programs the processor's memory without worrying about the design of the GPP's hardware.

Pros:

- 1. Low Time-to-Market
- 2. Low NRE cost
- 3. High flexibility
- *4. Unit cost is low for small quantities
- 5. High performance for Some applications

Consi

* 1. Relatively high unit cost for large quantities

people!

- 2. Lower performance for Certain applications
- 3. Large Size
- 4. Large power consumption

Ali Namb

2. Single Purpose Processor (Hardware)

- .The digital circuit is designed to execute one program (not programmable).
- .An SPP doesn't have a program memory and it has a custom datapath.
- . The embedded System designer (you) is the one designing the processor which is considered the "Hardware" portion.

Pros:

- 1. High performance.
- 2. Small size.
- 3. Low power consumption.
- 4. low unit cost for large quantities.

Cons:

- 1. High NRE cost.
- 2. Long design time.
- 3. Low flexibility.
- 4. High unit cost for small quantities.
- 5. GPP performance could be better for some applications.

3. Application - Specific Processors

- .ASIP: Application-Specific Instruction-Set Processor
- . A compromise between GPP & SPP.
- . Programmable but optimized for a certain class of applications.
- . It has:
 - a. A program memory.
 - b. A custom datapath.
- . An embedded system designer designs a custom datapath (hardware) and programs the processor with the instruction set specific for that processor (Software)
- . The instruction set is based on the instructio set architecture (ISA) made by the designer.

Pros:

Cons:

1. Flexibility.

1. High NRE cost.

2. Good performance.

2. Long design time.

- 3. Small size.
- 4. Low power consumption.

Examples on ASIPs:

- 1. Microcontrollers
- 2. Digital Signal Processors (DSP)

Ali Namb

. IC Technology

1. Full-Custom / VLSI

- . All layers are optimized.
- . High NRE cost.
- · long turn around times.
- . High performance.
- . Small size & power consumption.
- . Used only in high volume or extremely performance-critical applications.

2. Semi-custom / ASIC

- . Lower layers are fully or partially built.
- . Designer optimizes upper layers.
- . In Gate Array ASIC: masks for transistor and gate levels are prebuilt, the designer only connects the gates.
- . In Standard Cell ASIC: logic-level cells are predesigned but need to be arranged into complete masks and then connected.
- . Good performance & Size.
- . Lower NRE cost than full-custom.
- . Require weeks or months to manufacture.

3. Programmable Logic Devices (PLD)

- . All layers already exist.
- . Programmed by creating or destroying connections between wires that connect gates.
- . Very low NRE cost but more power consumption & unit cost.
- . Slow compared to Full Custom & ASIC.

Ali Namab

. Design Technology

1. Compilation / Synthesis

- . Takes a high-level language and generates a lower-level implementation automatically.
- . Logic Synthesis conversts boolean expressions into a netlist.
- · Register-transfer synthesis converts FSMs & register transfers into a DP & a CU.
- . Software compiler converts a sequintial program into assembly code.
- . System synthesis converts an abstract system specification into a set of sequential programs on processors.

2. Libraries /IP

- . Libraries: The reuse of preexisting implementations.
- .IP (Intellectual Property): Using libraries of cores implementing portions of ICs, these cores are protected from copying.

3. Test/Verification

- .Testing: Ensuring the correctness of the system's functionality by giving samples of inputs and observing outputs, simulation is usually used for testing.
- . Verification: Formal verification (mathematical).



Very High Speed Integrated Circuit Hardware Descriptive Language

Assembly Language: MIPS, PIC, x86

High Level Longuage: Java, C++, swift

Hardware Descriptive Language: VHDL, Verilog

Descriptions:

- 1. Behavioral Description
- Describes the behavior, function, or dataflow of the circuit.
- a. Algorithms b. Dataflow

 Process Built-in

 operators

Sequential
if, else, loop

2. Structural Description


Describes how components are inter-connected in the circuit.

Port maps

Ali Namb

A VHDL file consists of 3 main parts:

- Il Libraries: Pre existing code that we just use (IEEE libraries).
- 2 Entity: Describes the inputs and outputs of the circuit.
- 131 Architecture: Describes the inside of the circuit (Structure and/or Behavior).
 - * Note that there is more to VHDL than just these parts, moreover, each part could have more features than what is stated in the definitions, however, the information here is all we need for upcoming material.



```
VHDL Template
library ieee;
                                            // Java comment
use ieee. std-logic-1164.all;
                                            -- VHDL comment
entity name is
                                           mode:
port (
                                          1) in + input
   pino, pin 1: mode type;
                                         2 out - output
  pin 2: mode type;
                                         3 input s input or output
  Pin 3, pin 4: mode type
                                         4) buffer - An output whose
);
                                           value can be taken as input
end entity;
                                         Type:
architecture behavior of name is
                                         1 bit: 0,1
                                         (2) Std-logic: 0,1, w,h,l,
     -- Declarations
                                            U, Z, X, -
      1. variables, constants, signals
                                         (3) Std-logic-vector (range)
     2. Functions
                                            downto (7 downto o)
                                           to (0 to 7)
     3. Components
                                         4 Signed (range)
     4. new types (States, arrays)
                                         5) unsigned (range)
                                         (6) real
begin
                                           Cannot be synthesized!!
                                           (for simulation only)
    __ Circuit Description (the inside)
      1. Port maps (Structural)
     2. Process (Behavioral)
     3. Dataflow (Behavioral)
end architecture;
                                                                    Ali Namb
```