


## Lecture 5

1

Implement the VHDL code for the SPP designed in Lecture 4.

To implement the SPP fully in VHDL we first look at the hierarchy to know which components need to be described in structural/behavioral VHDL.



We are going for a bottom-up design where we look at the lowest level in the hierarchy.

Since we already have the codes for Reg, Adder, subtractor & multiplier, we will jump one level up and start implementing the DP.

Ali Nawab

(2)

-- DP in VHDL

```
library ieee;  
use ieee.std_logic_1164.all;
```

```
entity DP is
```

```
port(
```

```
clk, reset: in std_logic;
```

```
a_id, b_id, x_id, y_id, z_id: in std_logic;
```

```
a_i, b_i: in integer;
```

```
z_out: out integer
```

```
);
```

```
end entity;
```

architecture structure of DP is

```
Component Adder is
```

```
port(
```

```
input1, input2: in integer;
```

```
output: out integer
```

```
);
```

```
end component;
```

```
Component Subtractor is
```

```
port(
```

```
input1, input2: in integer;
```

```
output: out integer
```

```
);
```

```
end component;
```

The best way  
to construct  
the entity is  
by looking at  
the DP as a  
black box in  
the processor  
design [5]

Components  
declaration is  
based on the  
inputs & outputs  
of each ~~entity~~  
entity.

③

Component Multiplier is  
port(

```
  input1, input2: in integer;  
  output: out integer  
);  
end component;
```

component Reg is  
port(

```
  clk, reset, load: in std-logic;  
  input: in integer;  
  output: out integer  
);  
end component;
```

Signal a, b, add1, sub1, x, y, mult1: integer;

begin

U0: Reg port map (clk, reset, a-1d, a-i, a);

U1: Reg port map (clk, reset, b-1d, b-i, b);

U2: Adder port map (a, b, add1);

U3: Subtractor port map (a, b, sub1);

U4: Reg port map (clk, reset, x-1d, add1, x);

U5: Reg port map (clk, reset, y-1d, sub1, y);

U6: Multiplier port map (x, y, mult1);

U7: Reg port map (clk, reset, z-1d, mult1, z-out);


end architecture;

All wires that  
connect ~~components~~  
components  
together are  
signals

Port Maps are  
implemented by  
looking at the  
DP ③, each  
component has  
its own port  
map.

-- CU in VHDL

```
library ieee;
use ieee.std_logic_1164.all;
```



entity CU is

port(

```
    CLK, reset: in std_logic;
    a_Id, b_Id, x_Id, y_Id, z_Id: out std_logic
```

);

end entity;

Like the DP,  
the CU entity  
is constructed  
from the  
Processor [5]

architecture behavior of CU is

```
Type state is (start, s0, s1, s2, endState);
Signal currentS, nextS: state;
```

Based on the  
states from  
the CU [4]

begin

Clock: process (CLK, reset) is

begin

```
if (reset = '1') then
```

```
    currentS <= start;
```

```
elsif (rising-edge(CLK)) then
```

```
    currentS <= nextS;
```

```
end if;
```

```
end process;
```

This process  
defines the  
transitions in  
the FSM by  
the rising-edge  
of the clock

FSM: process (currentS) is  
begin

```
a-1d <= '0';
b-1d <= '0';
x-1d <= '0';
y-1d <= '0';
z-1d <= '0';
```

←

Initialize all  
loads to '0'  
So they are  
closed by  
default.

case currentS is

when start =>

```
nextS <= S0;
```

←

when S0 =>

```
a-1d <= '1';
b-1d <= '1';
nextS <= S1;
```

The states are  
obtained from  
the CU 4

when S1 =>

```
x-1d <= '1';
y-1d <= '1';
nextS <= S2;
```

when S2 =>

```
z-1d <= '1';
nextS <= endState;
```


when endState =>

```
nextS █ <= endState;
```

end Case;

end process;

end architecture;



## Processor in VHDL

```

library ieee;
use ieee.std_logic_1164.all;

entity Processor is
  port(
    clk, reset: in std_logic;
    a_i, b_i: in integer;
    z_out: out integer
  );
end entity;
  
```


The same concepts that apply on DP will apply on the Processor.

architecture structure of DP is

```

Component DP is .... end Component;
Component CU is .... end component;
Signal a_Id, b_Id, x_Id, y_Id, z_Id: std_logic
begin
  U0: CU port map (clk, reset, a_Id, b_Id, x_Id, y_Id, z_Id);
  U1: DP port map (clk, reset, a_i, b_i, x_Id, y_Id, z_Id, a_out, b_out, z_out);
end architecture;
  
```

## Multiplexer 2x1 (behavioral)



$$\text{Select lines} = \log_2(\# \text{ inputs}) = \log_2(2) = 1$$


```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity Mux2 is
port(
  sel: in std_logic;
  input1, input2: in integer;
  output: out integer
);
end entity;
```

architecture behavior of Mux2 is  
begin

```
  with sel select
    output <= input1 when '0',
    input2 when others;
end architecture;
```

## Multiplexer 4x1 (behavioral)



```
library ieee;
use ieee.std_logic_1164.all;
```

```
entity Mux4 is
port(
    sel: in std_logic_vector(1 downto 0);
    input1, input2, input3, input4: in integer;
    output: out integer
);
end entity;
```

```
architecture behavior of Mux4 is
begin
```


```
    with sel select
```

```
        output <= input1 when "00",
        input2 when "01",
        input3 when "10",
        input4 when others;
```

```
end architecture;
```

9

## Multiplexer 8x1 (behavioral)




Design a SPP for the following code:


```
int a, b, c, x, y;
x = a + b * c;
y = x + 3;
x = y * 2;
```

a, b, c are inputs  
 x, y are outputs

## 1) Hierarchy




## 2) FSMD




11


3) DP



4) CUC(FSM)



## [5] Processor



## Exercises:

- 1) Try to implement the previous SPP in VHDL
- 2) Create an SPP for the following code:

$x = a(b - c);$        $a, b, c$  are inputs  
 $x = x + 3;$        $x$  is the output  
 $x = x * x;$   
 $x++;$

Mint: you will need a Mux4 for x.