

NSP (v04.15.00)

Data Sheet



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Applications Amplifiers amplifier.ti.com Audio www.ti.com/audio Data Converters Automotive dataconverter.ti.com www.ti.com/automotive **DLP®** Products Broadband www.dlp.com www.ti.com/broadband DSP Digital Control www.ti.com/digitalcontrol dsp.ti.com Clocks and Timers www.ti.com/clocks Medical www.ti.com/medical Interface interface.ti.com Military www.ti.com/military Optical Networking Logic www.ti.com/opticalnetwork logic.ti.com Power Mgmt Security power.ti.com www.ti.com/security Microcontrollers microcontroller.ti.com Telephony www.ti.com/telephony Video & Imaging RFID www.ti-rfid.com www.ti.com/video RF/IF and ZigBee® Solutions Wireless www.ti.com/lprf www.ti.com/wireless

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated



Table of Contents

1.	Introd	uction	4
2.	NSP G	MACSW Performance Summary	5
		rget Platform Name: TDA2xx (Vayu)	
	2.1.1	Test Setup	
	2.1.2	Test Results	5
2	.2 Tar	rget Platform Name: TDA3xx	7
	2.2.1	Test Setup	7
	2.2.2	Test Results	7
3.	TCP/IF	P Performance (with TI NDK)	8
	3.1.1	Test Setup	
	3.1.2	Test Results	
4.	TFDTF	P Performance	9
	4.1.1	Test Setup	
	4.1.2	Test Results	
5.	Optim	izations & Summary	11
	5.1.1	Test Setup	
	5.1.2	Test Results	
5.	Glossa	ary & Acronyms	13



1. Introduction

The Network Development Kit Support Package (NSP) contains the Ethernet driver implementation which plugs into the TI Network Development Kit (NDK). The NSP package in addition to supporting NIMU interface also supports TFDTP. TFDP driver is provided which bypasses NDK for optimized data path. This data sheet contains performance numbers for NSP on TDAxx family of devices.

The NSP for Vayu library supports the following

- Ethernet GMACSW driver
- NDK Hardware HAL implementation (NIMU APIs)
- High performance APIs for raw data RX/TX (bypassing NDK stack)
- TI File Transfer Protocol (TFDTP) TI custom protocol for high throughput Ethernet

The benchmark numbers are collected using standalone NSP examples. The tests were initiated from a Linux host machine running the client tool. For detailed numbers, you can refer to 'reports' under NSP drv directory.

IMPORANT NOTE:

- This datasheet has performance and feature information about usecases running on TDA2xx (EVM), TDA2Ex (EVM) and TDA3xx (EVM).
- The performance number mentioned in the document is based on the test configuration used.
- Tested with only release build profiles.



2. NSP_GMACSW Performance Summary

2.1 Target Platform Name: TDA2xx (Vayu)

2.1.1 *Test Setup*

Cortex CPU(M4) Frequency: 212 MHzCortex CPU(A15) Frequency: 1000 MHz

DDR3 Clock: 532 MHz
L3 Frequency: 266 MHz
Packet size: 1500 Bytes.

All performance data collected with Null Stack use-case with Raw data API

Detailed report @packages\ti\nsp\drv\reports\nsp_test_results_vayu_ipu1.txt and @packages\ti\nsp\drv\reports\nsp_test_results_vayu_mpu.txt

2.1.2 Test Results

Table 1. NSP Throughput with Cortex M4

Sr.	Data Rate		PERFORMANCE STATISTICS (PERCENTAGE)	
No.	(Mbps)	HWI Load	Rx Packet Task Load	Overall CPU load
1	500	4%	12.27%	18%
2	900	6%	22%	29.87%,

Table 2. NSP Throughput with Cortex A15

Sr.			3	
No.	(Mbps)	HWI Load	Rx Packet Task Load	Overall CPU load
1	500	2%	7%	11%
2	900	4%	13%	19%



Table 3. HWI/SWI & Priorities

HWI/SWI		WI		
CONFIGURATION ID	HWI/SWI HANDLER	INTERRUI	PT VECTOR	XBAR SOURCE
		CORTEX-M4	CORTEX-A15	(IF ANY)
ALL	HwIntRx	58	58 + 32	NA
ALL	HwIntTx	59	59 + 32	NA
ALL	HwIntRxThresh	57	57 + 32	NA
ALL	HwIntMisc	60	60 + 32	NA

Table 4. Memory Statistics

		MEN	IORY STATISTICS	S ⁶	
CONFIGURATION ID	PROGRAM	DATA MEMORY			TOTAL
	MEMORY	INTERNAL	EXTERNAL	STACK	TOTAL
ALL	20.2K	0	9.25	4	33.45

⁶ All memory requirements are expressed in kilobytes (1K-byte = 1024 bytes).

Table 5. Internal Data Memory Split-up

	DATA MEMORY – INTERNAL ⁷		
CONFIGURATION ID	SHARED		INCTANCE
	CONSTANTS	SCRATCH	INSTANCE
ALL	0	0	0

All memory requirements are expressed in kilobytes.

Table 6. External Data Memory Split-up

	DAT	A MEMORY – EXTERNAL 8	
CONFIGURATION ID	SHARED		INSTANCE
	CONSTANTS	DATA	INSTANCE
ALL	0	9.25	0

⁹ All memory requirements are expressed in kilobytes.



2.2 Target Platform Name: TDA3xx

2.2.1 Test Setup

• Cortex CPU(M4) Frequency: 212 MHz

DDR3 Clock: 532 MHz
L3 Frequency: 266 MHz
Packet size: 1500 Bytes.

All performance data collected with Null Stack use-case with Raw data API

Detailed report @packages\ti\nsp\drv\reports\nsp_test_results_tda3xx_ipu.txt

2.2.2 Test Results

Table 7. NSP Throughput with Cortex M4

Sr.	Data Rate (Mbps)	PERFORMANCE STATISTICS (PERCENTAGE)		
No.		HWI Load	Rx Packet Task Load	Overall CPU load
1	500	4%	12.27%	18%
2	900	6%	22%	30%



3. TCP/IP Performance (with TI NDK)

3.1.1 Test Setup

Cortex CPU(M4) Frequency: 212 MHzCortex CPU(A15) Frequency: 1000 MHz

• DDR3 Clock: 532 MHz

 All performance data collected with NSP test server example and performance numbers are only for receive

 $\hbox{$\circ$ $ Detailed report @packages\ti\nsp\drv\reports\nsp_test_results_vayu_ipu1.txt and @packages\ti\nsp\drv\reports\nsp_test_results_vayu_mpu.txt } }$

3.1.2 Test Results

Sr. No.	Core		PERFORMANCE STATISTICS (PERCENTAGE)	
		Test set up	Throughput (Mbps)	CPU Load (%)
	Cortex M4	TCP	10	50.4%
1		UDP	60	65%
		RAW socket using NDK	100	44.9%
		TCP	10	5%
2	Cortex A15	UDP	60	7%
		RAW socket using NDK	100	7%

Table 1 NSP TCP/IP Throughput with NDK



4. TFDTP Performance

4.1.1 Test Setup

Cortex CPU(M4) Frequency : 212 MHzCortex CPU(A15) Frequency : 800 MHz

• DDR3 Clock: 532 MHz

• All performance data collected with TFDTP test server example

o Number of Channels: 1

No. of TFDTP Packet buffers: 128
No. of TFDTP Application buffers: 3

o TFDTP Frame size: 3MB

 $\hbox{$\bigcirc$ Detailed report @packages\ti\nsp\drv\reports\ tfdtp_tx_test_results_tda3xx_ipu.txt and $X:\adas\ti_components\ethernet_nsp\packages\ti\nsp\drv\reports\tfdtp_tx_test_results_vayu_mpu.txt } }$

4.1.2 Test Results

4.1.2.1 TFDTP RX

o Network data rate for TFDTP Receive – 340Mbps

Sr. No.	Core	PERFORMANCE STATISTICS (PERCENTAGE) Core		5
	3 0.0	HWI Load	TFDTP Parser Task Load	Overall CPU load
1	Cortex M4	3%	70%	75%
2	Cortex A15	1%	11%	15%,

Table 2 TFDTP RX Throughput

4.1.2.1 TFDTP TX

○ Network data rate for TFDTP Transmit – 350Mbps



Sr.	Core	PERFORMANCE STATISTICS (PERCENTAGE)		
No.		HWI Load	TFDTP Transmitter Task Load	Overall CPU load
1	Cortex M4	3%	42%	47%
2	Cortex A15	2%	18%	21%,

Table 3 TFDTP TX Throughput



5. Optimizations & Summary

This section covers GMAC HW benchmarking with different configuration options available with NSP like CPDMA descriptor location, interrupt pacing etc. This can be used by advanced users to further optimize networking use-case application with NSP.

5.1.1 Test Setup

Cortex CPU(M4) Frequency : 212 MHzCortex CPU(A15) Frequency : 800 MHz

• DDR3 Clock: 532 MHz

- All performance data collected with Null Stack use-case with Raw data API
 - o 600Mbps Rx with ISR optimizations and packet reclaimed immediately (no packet processing).
 - o Default intrrupt Pacing @500 ms

5.1.2 Test Results

5.1.2.1 Optimization results for Cortex M4 & Cortex A15

Cr. No.	CDD844 Buffey Descriptors	PERFORMANCE STATISTICS (PERCENTAGE)
Sr. No	CPDMA Buffer Descriptors	Overall CPU load
1.	CPSW	35%
2.	DDR	35%
3.	OCMC	39%
4.	IPU RAM	33%

Table 4 Optimization results for Cortex M4



Sr. No.	Intrrupt Pacing	CPDMA Buffer Descriptors	PERFORMANCE STATISTICS (PERCENTAGE)		
			HWI Load	NULL Rx Parser Task Load	Overall CPU load
1	500 ms	CPSW	3%	9%	13%
		DDR	2%	6%	8%
2	1 Sec	DDR	2%	8%	10%

Table 5 Optimization results for Cortex A15

5. Glossary & Acronyms

Glossary

Constants	Elements that go into .const memory section		
Scratch	Memory space that can be reused across different instances of the algorithm		
Data	Memory that go into .data and .bss sections		
Shared	Sum of Constants and Scratch		
Instance	Persistent-memory that contains persistent information - allocated for each instance of the algorithm		

Acronyms

NSP	Network Support Package	
NDK	Network Development Kit	
TFDTP	TI File Transfer Data Protocol	