Chip Support Library

Release Notes

Applies to Product Release: 3.3.0.10 Publication Date: March 08, 2018

Document License

This work is licensed under the Creative Commons Attribution-NoDerivs 3.0 Unported License. To view a copy of this license, visit http://creativecommons.org/licenses/by-nd/3.0/ or send a letter to Creative Commons, 171 Second Street, Suite 300, San Francisco, California, 94105, USA.

Contributors to this document

Copyright (C) 2012-2017 Texas Instruments Incorporated - http://www.ti.com/



Texas Instruments, Incorporated 20450 Century Boulevard Germantown, MD 20874 USA

Contents

Overview	1
New and Updated Features	1
Resolved IRs	2
Known Issues / Limitations	9
Licensing	10
Delivery Package	10
Directory Structure	10
Instruction for RTSC getLibs	10
Customer Documentation List	10

Chip Support Library version 3.3.0.10

Overview

This release of CSL contains peripheral programming (functional and register level) APIs. The list of modules supported in this release is listed in later sections. This set of APIs provides peripheral abstraction that can be used by higher layers of software.

This release includes:

- Compiled library of supported CSL modules for AM574x SOC
- Source
- API reference guide

New and Updated Features

- This is the first release supporting AM571x and AM572x SOCs
- Added support for PWM CSL-FL and example to demonstrate duty cycle control using PWM

The following is the naming convention for the various CSL prebuilt library files:

Default Directory	Library Name	Description
ti\csl\lib\ <soc>\c66</soc>	ti.csl.ae66	66 ELF Little Endian Library
ti\csl\lib\ <soc>\c66</soc>	ti.csl.intc.ae66	66 ELF Interrupt Controller Little Endian
ti\csl\lib\ <soc>\armv7</soc>	ti.csl.aa15fg	A15 ELF Little Endian Library
ti\csl\lib\ <soc>\m4</soc>	ti.csl.aem4	M4(IPU) ELF Little Endian Library

1

Resolved IRs

Release 3.3.0.10 Updates

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-3640	Major	CSLR bug to include correct UPP IP for OMAPL138 and K2G SoCs
PRSDK-3218	Major	Osal baremetal test arm: No response on UART while running with SBL on AM57xx
PRSDK-3562	Major	Update CSL DCAN example to send/receive multiple packets
PRSDK-2489	Major	Fix for C++ build errors on K2G platform
PRSDK-3356	Major	Fixed MISRAC issues
PRSDK-2819	Major	Networking API header files are not compatible with C++
PRSDK-3437	Major	Added DSS PLL CTRL CSL-RL macros for AM574x

Release 3.3.0.9 Updates

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-3190	Major	AM574x SoC integration
PRSDK-3205	Major	CSL/FL DCAN Loopback: Frame reception failed on AM3 platform
PRSDK-3134		AM5726: DSP booted by remoteproc stalls Linux boot when CSL unlock/lock MMR_LOCK_2

Release 3.3.0.8 Updates

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-2345	Major	Bare metal CSL A15 interrupt support for K2G HS device
PRSDK-2856	Major	Top level makefile fails on am572x-evm platform
PRSDK-2786	Major	Parity is not enabled even if the UART lld calls UARTLineCharacConfig CSL-FL function
PRSDK-2967	Major	Unable to include csl_cpsw.h in application

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-2458	Major	Add SOC specific HW attr support for EMAC LLD v0 driver
PRSDK-2015	Major	PWM-FL support extension for AM335x/AM437x/AM57x/K2G

o K2G HS device support for A15 interrupt is added

• Changed the default start address for the vectors for Keystone devices are assumed to start at beginning of MSMCSRAM (0x0C000000). The size reserved is 0x400 bytes starting from that location.

The application needs to reserve this location for vectors for these devices when using CSL startup library. If application requires keeping the vectors in a non-default location, it can be done via linker command file by defining __vector_base__ to desired start address:

Example: For keystone devices such as K2G, if the vector location desired is say 0xC0E0000, then add below line in the application's linker command file: The vectors would be available from that location.

```
__vector_base__= 0xC0E0000;
```

Please note to reserve 0x400 from that new address in the linker command file for the vectors.

o Resolved IRs for this release is listed under Resolved IRs section.

Release 3.3.0.7 Updates

o Resolved IRs for this release is as below.

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-2422	Major	PRUSS LLD: provide API to configure PRUSS internal pinmux settings
PRSDK-2450	Major	OMAPL13x bare metal build failure due to missing assembly option 'strip_coff_underscore' for CSL
PRSDK-2448	Major	Adding data memory barrier function to CSL for A15.
PRSDK-2443	Major	Audio format for McASP/EDMA driver for OMAP-L137 is incorrect
PRSDK-2276	Major	PDK: EMAC Driver Support for OMAPL137/OMAPL138 and C6748
PRSDK-2378	Major	K2G PDK: SPI LLD all Frame Format (Polarity, Phase) is not working

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-1951	Major	CSL: Remove hw_pwmss.h from AM57x soc folder and move to already existing ti/csl/cslr_pwmss.h
PRSDK-2450	Major	OMAPL13x baremetal build failure due to missing assembly option ' strip_coff_underscore' for CSL
PRSDK-1102	Major	TI RTOS SPI: SPI DMA Mode Support for Keystone
PRSDK-2020	Major	SPI Interrupt mode operation is not functional on OMAPL13x platform
PRSDK-2366	Major	CSL: Missing EDMA shift/mask definitions for SYNCDIM and STATIC fields
PRSDK-2131	Major	PDK support for DRA72x
PRSDK-1266	Major	UART LLD Rx trigger level user configurable
PDK-1755	Major	M4 SOC defines doesn't define EDMA base address
PRSDK-2187	Major	C6678 CSL CPTS module using the wrong version

Release 3.3.0.6 Updates

o Resolved IRs for this release is as below.

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-1764	Major	Update PCIe CSL Serdes config to match v20.6, VERGH update
PRSDK-1769	Major	Enable INTC support for DRA7XX devices
PRSDK-1518	Major	Control driver support for OMAPL137/OMAPL138 and C6748 added
PRSDK-1805	Major	C++ Compilation support
PRSDK-2022	Major	Fix CSL_MSGMGRQUEUEPROXY_REG macro
PRSDK-998	Major	McSPI RTOS: TCS parameter of McSPI Ip present in McSPI_ChxConf should be exposed in interface
PRSDK-2034	Major	Bug in QSPISetPreScalar CSL function to modify QSPI clock

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-1716	Major	MMCSD CSL-FL baremetal examples have logical bugs
PRSDK-1974	Major	MMCSD driver support for OMAPL137/OMAPL138 and C6748
PRSDK-563	Major	K2G SPI reads incorrectly when booted in QSPI-96 mode
PRSDK-1849	Major	GPIO_read returns incorrect value for AM devices
PRSDK-1901	Major	Fixed CSL_intcCombinedEventEnable() bug to enable a particular event

Release 3.3.0.5 Updates

o Resolved IRs for this release is as below.

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-839	Major	klocwork bug introduced due to version update from 10.2.1 to 11.1.0
PRSDK-781	Major	Klocwork report for IPs : UART, I2C, SPI, McASP and MMCSD
PRSDK-851	Major	Edma example code fails when tcc is above 32
PRSDK-954	Major	CSL: EDMA V1 API EDMA3RequestChannel enabling the wrong interrupt
PRSDK-1074	Major	Memory Barrier implementation in HW_ macros is ineffective when compiling with TI's ARM compiler
PRSDK-1078	Major	Remove unwanted waits in TI RTOS Driver IPs - I2C, UART
PRSDK-1086	Major	K2G I2C LLD Slave mode support
PRSDK-1316	Major	Wrong Regster Macros in K2G GPIO CSL-R
PRSDK-1447	Major	Update V1 version of csl_mdioAux.h with missing functions.
PRSDK-1545	Major	CSL: csl ARM GIC Aux implementation does not work with csl init library
PRSDK-1624	Major	CSL: Add Timer IP to AM3/AM4 CSL library

Release 3.3.0.4 Updates

o Resolved IRs for this release is listed as below.

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-1052	Major	Renamed csl_a15init to csl_init
PRSDK-960	Major	Am572x a15 interrupt is triggered only the first time
PRSDK-961	Major	armgic interrupt line 16,17,18,19 do not trigger after csl armgic initialization
PRSDK-966	Major	am57xx m4 interrupt line 48 triggers even after disabling it
PRSDK-948	Major	Enabling CSL-FL for McASP on K2G
PRSDK-1075	Major	CSL A15 interrupt code is wrongly using Intc line no as GIC id
PRSDK-1101	Major	CSL: API to get ARM GIC ID for a given IRQ Input Line
PRSDK-685	Major	PDK ICSS CSL organization/naming does not reflect ICSS IP revision changes
PRSDK-996	Major	TI RTOS: UART - Number of byte read in case of timeout
PRSDK-865	Major	CSL: Baremetal Cache & AMMU routines for Cortex-M4 as a part of CSL

0

Release 3.3.0.3 Updates

- o CSL bare-metal examples for AM572x and AM571x
- o CSL to support i2c, spi, gpio, uart version speficic layers.
- o Resolved IRs for this release are listed as below:

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-818	Major	software and the TRM definition of the QSPI word length in the QSPI_SPI_CMD_REG register doesn`t match

IR Parent/ Child Number	Severity Level	IR Description
PRSDK-539	Major	CSL_a15ReadCoreId returns incorrect results

Release 3.3.0.2 Updates

- o K2G merge to Common CSL to support
- o Resolved IRs for this release are listed as below.

IR Parent/ Child Number	Severity Level	IR Description	
SDOCM00119536	Major	Incorrect PCIE outbound register overlay in Keystone I/II devices CSL code	
SDOCM00121249	Major	SEC_MGR register definitions (cslr_sec_mgr.h) in CSL package needs to be removed from the PDK package	
SDOCM00120885	Major	Wrong definitions of CSL_CGEM_IDMA1_COUNT_COUNT_SHIFT and CSL_CGEM_IDMA1_COUNT_COUNT_MASK	

Release 3.3.0.1 Updates:

- o Common CSL to support AM571x, AM572x and KeyStone devices.
- o Resolved IRs for this release are listed as below.

IR Parent/ Child Number	Severity Level	IR Description	
SDOCM00117947	Major	CSL code accesses DRAEH register in EDMA CC0 and causes memory protection exception on Keystone 1	
SDOCM00117869	Major	Keystone II A15 CSL library is not supported	
SDOCM00102018	Minor	C6657 CSL CHIP_PIN_CONTROL_0 address is wrong	
SDOCM00100228	Major	CSL cache APIs does not include workaround for advisory 6.	
SDOCM00097896	Minor	Update CSL cache APIs to support write through functionality	
SDOCM00094196	Minor	Problem to enable HW prefetch perf counters with CSL	
SDOCM00119865	Major	Update CSL Serdes restore default API for PHY-A	

IR Parent/ Child Number	Severity Level	IR Description	
SDOCM00118436 Major		tap offsets are not initialized before passing to CSL_Serdes_DLEV_Patch() in CSL_SerdesLaneEnable	

Migration:

- Migration information for CSL from Processor SDK 3.2.0 release
 - Starting CSL Release 3.3.0.6 version,
 - Unions and bit field structures in QSPI are removed in the default build to adhere to MISRAC. They are now under macro "ifdef QSPI_H_BACKWARD_COMPATIBLE_CHG" in file src\ip\qspi\V1\ qspi.h. The driver does not define this macro by default.
- o Migration information for CSL from BIOS-MCSDK 2.1.2 release
 - SOC_C6657 needs to be defined for including CSL header files for C6657 PDK
 - SOC_C6678 needs to be defined for including CSL header files for C6678
 PDK
 - Top level cslr pcie*.h needs to be changed to include cslr pcie.h
 - cslr_sgmii.h, csl_sgmii.h renamed to cslr_cpsgmii.h and csl_cpsgmii.h respectively.
 - following files are not supported from the top level CSL folder (ti/csl)
 - csl_mpuAux.h
 - csl_memprot.h
 - csl memprotAux.h
 - csl_pllcAux.h
 - csl_cp_tracer.h
 - cslr_cpsw_3gf.h and cslr_cpsw_3gfss_s.h
 - csl_cpsw_3gf.h, csl_cpsw_3gfAux.h, csl_cpsw_3gfssAux.h, csl_cpsw_3gfss_s.h
 - Top level csl_cpsw_3gfAux.h files are substituted with csl_cpswAux.h and csl_cpsw_3gfssAux.h files are substituted with csl_cpswAux.h
 - Top level csl(r)_cpsw_3gf*.h files are substituted with csl(r)_cpsw.h and csl(r)_cpsw_ss_s.h files respectively and also all the definitions regarding 3gf are renamed as below.
 - Rename CSL CPSW 3GF XXXXXXX to CSL CPSW XXXXXX
- o Migration information for CSL from MCSDK 3.1.4 release

- Renamed "ti/csl/device" folder to "ti/csl/soc" hence any include header files as "ti/csl/device/k2?/src/xxxx.h" needs to be changed to "ti/csl/soc/k2?/src/xxxx.h"
- Top level include files for "bcp" are moved under "ti/csl/src/ip/bcp/V0" folder, except for cslr_bcp.h
- Top level include files for "iqn2" are moved under "ti/csl/src/ip/bcp/V0" folder, except for cslr_iqn2.h
- Top level include files for "rac" are moved under "ti/csl/src/ip/rac/V0" folder, except for csl_rac.h
- Top level include files for "tac2" are moved under "ti/csl/src/ip/tac2/V0" folder, except for csl_tac2.h
- Top level include files for "aif2" are moved under "ti/csl/src/ip/aif2/V0" folder, except for csl_aif2.h and cslr_aif2.h
- Deprecated top level cslr_cpsw_5gf*.h files which was there for backwards compatibility and also all the definitions regarding 5gf are renamed as below.
 - Rename CSL CPSW 5GF XXXXXXX to CSL CPSW XXXXXX
- Top level cslr_pcie*.h needs to be changed to include cslr_pcie.h
- Removed support for wiz8b8sb header files.
- o Migration information for CSL from Processor SDK 2.0.0 release
 - None

Release 3.3.0.0 Updates:

- o First Release to support AM571x and AM572x SOCs
- o Resolved IRs for this release are listed as below.

IR Parent/ Child Number	Severity Level	IR Description
SDOCM00114000	Major	Updated csl serdes flow for all serdes K2 peripherals

Known Issues / Limitations

The release has undergone limited testing on simulator. Current Known issues at the time of release include:

IR Parent/ Child Number	Severity Level	IR Description

Licensing


BSD Licensing

Delivery Package

Package is delivered as full source release in tar format.

Directory Structure

Following is the directory structure after CSL tar package is extracted.



Instruction for RTSC getLibs

In order to retrieve CSL library for a device using getLibs following line would be required in RTSC configuration file.

/* Load and use the CSL package */

var Csl = xdc.loadPackage('ti.csl.device.am572x.c66');

Replace k2k with the appropriate device name for the library being included

Customer Documentation List

Table 1 lists the documents that are accessible through the /docs folder on the product installation CD or in the delivery package.

Table 1 Product Documentation included with this Release

ĺ	Document #	Document Title	File Name	
	1	API documentation (generated by Doxygen)	csl/docs/csldocs.chm	