Inputs					
sh_control_reg[31:0]	(00000)		45000000		
₹ sh_k_pos_reg[31:0]	0		30		
₹ sh_k_spd_reg[31:0]	0		31		
sh_k_spd_ff_reg[31:0]	0		32		
₹ sh_k_tff_reg[31:0]	0		33		
% sh_k_trq_reg[31:0]	0		34		
₹ sh_t_pos_reg[31:0]	0	X	(50	
■ sh_t_pwm_reg[31:0]			0		125
₹ sh_t_vel_reg[31:0]		0	(120	
sh_t_torque_reg[31:0]		0	X	64	
sh_trq_offset_reg[31:0]		()		44
io_status_reg[31:0]	00000000		00000081		
io_r_speed_reg[31:0]		0	X	120	
i o_r_pos_reg[31:0]	0	X		120	
io_r_torque_lft_reg[31:0]		0			32
io_r_torque_rgt_reg[31:0]		0		X	32
CDSP3					
dsp3_sh_status_reg[31:0]	00000000		000000	81	
dsp3_sh_r_speed_reg[31:0]	U	0	X	120	
dsp3_sh_r_pos_reg[31:0]	U	0		120	
dsp3_sh_r_torque_reg[31:0]	U	0		32 (6	34 20
dsp3_sh_r_torque_rgt_reg[31:		C)	X	32
₹ qdsp3_sh_r_torque_lft_reg[31:0		0		X	32
dsp3_sh_pwm_reg[31:0]	U 0	112 \(-11	3 -83 -98	-81 \ -85 \ -9	0 \ -84 \ 41
₹ qdsp3_io_control_reg[31:0]	\0000\		45000000		
₹ qdsp3_io_pwm_reg[31:0]	U 0	112 \(-11	3 -83 -98	-81 \ -85 \ -9	0 \ -84 \ 41
CDSP2					
₹ qdsp2_sh_status_reg[31:0]	00000000		0000008	1	
dsp2_sh_r_speed_reg[31:0]	*	0	X	120	
dsp2_sh_r_pos_reg[31:0]	§ 0	X		120	
dsp2_sh_r_torque_reg[31:0]	\Diamond	0		32 64	20
odsp2_sh_r_torque_rgt_reg[31:	*	0		X	32
₹ qdsp2_sh_r_torque_lft_reg[31:0		0			32
adsp2_sh_pwm_reg[31:0]	U 0	112 (-11)	3 \ -83 \ -98 \	-81 \ -85 \ -9	0 \(-84 \) 42
₹ qdsp2_io_control_reg[31:0]	<u></u> € 00000		45000000		
dsp2_io_pwm_reg[31:0]	U 0	112 (-11)	3 \ -83 \ \ -98 \	-81 \ -85 \ -9	0 \(-84 \) 42
U clk_i_period			10000 ps		