Table A-2. One-byte Opcode Map: (00H — F7H) \*

	0	1	2	3	4	5	6	7	
0	Ü	•	AD	-	4	J	PUSH	POP	
Ů	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	ES <sup>i64</sup>	ES <sup>i64</sup>	
1			ADC				PUSH	POP	
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	SS <sup>i64</sup>	SS <sup>i64</sup>	
2			AN	D			SEG=ES	DAA <sup>i64</sup>	
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)		
3			XC	IR .			SEG=SS	AAA <sup>i64</sup>	
	Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)		
4				INCi64 general regis	ster / REX <sup>064</sup> Prefixe	es			
	eAX REX	eCX REX.B	eDX REX.X	eBX REX.XB	eSP REX.R	eBP REX.RB	eSI REX.RX	eDI REX.RXB	
5				PUSH <sup>d64</sup> ge	eneral register				
	rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15	
6	PUSHA <sup>i64</sup> / PUSHAD <sup>i64</sup>	POPA <sup>i64</sup> / POPAD <sup>i64</sup>	BOUND <sup>i64</sup> Gv, Ma	ARPL <sup>i64</sup> Ew, Gw MOVSXD <sup>064</sup> Gv, Ev	SEG=FS (Prefix)	SEG=GS (Prefix)	Operand Size (Prefix)	Address Size (Prefix)	
7	Jcc <sup>64</sup> , Jb - Short-displacement jump on condition								
	0	NO	B/NAE/C	NB/AE/NC	Z/E	NZ/NE	BE/NA	NBE/A	
8		Immedia	te Grp 1 <sup>1A</sup>		TE	ST	X	CHG	
	Eb, Ib	Ev, Iz	Eb, Ib <sup>i64</sup>	Ev, Ib	Eb, Gb	Ev, Gv	Eb, Gb	Ev, Gv	
9	NOP			XCHG word, doub	ble-word or quad-wo	ord register with rAX			
	PAUSE(F3) XCHG r8, rAX	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15	
Α		. М	OV	-	MOVS/B Yb, Xb	MOVS/W/D/Q Yv, Xv	CMPS/B Xb, Yb	CMPS/W/D Xv, Yv	
	AL, Ob	rAX, Ov	Ob, AL	Ov, rAX		Αν, τν			
В		•	•	1	yte into byte register	•	1	,	
	AL/R8L, Ib	CL/R9L, lb	DL/R10L, lb	BL/R11L, Ib	AH/R12L, lb	CH/R13L, Ib	DH/R14L, lb	BH/R15L, lb	
С	Shift G Eb, Ib	Grp 2 <sup>1A</sup> Ev, Ib	near RET <sup>f64</sup> Iw	near RET <sup>f64</sup>	LES <sup>i64</sup> Gz, Mp VEX+2byte	LDS <sup>i64</sup> Gz, Mp VEX+1byte	Grp 11 Eb, lb	1 <sup>1A</sup> - MOV Ev, Iz	
D		Shift (	Grp 2 <sup>1A</sup>		AAM <sup>i64</sup>	AAD <sup>i64</sup>		XLAT/	
	Eb, 1	Ev, 1	Eb, CL	Ev, CL	lb	lb		XLATB	
Е	LOOPNE <sup>f64</sup> /	LOOPE <sup>f64</sup> /	LOOP <sup>f64</sup>	JrCXZ <sup>f64</sup> /	li li	N	(	OUT	
	LOOPNZ <sup>f64</sup> Jb	LOOPZ <sup>f64</sup> Jb	Jb	Jb	AL, Ib	eAX, Ib	lb, AL	lb, eAX	
F	LOCK		REPNE	REP/REPE	HLT	CMC	Unary	/ Grp 3 <sup>1A</sup>	
	(Prefix)		XACQUIRE (Prefix)	XRELEASE (Prefix)			Eb	Ev	

Table A-2. One-byte Opcode Map: (08H — FFH) \*

Eb, Gb		8	9	А	В	С	D	Е	F		
Eb, Gb	0			0	R						
Eb, Gb		Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	CS <sup>164</sup>	escape (Table A-3)		
Sub	1			SI	3B			PUSH POP			
Eb, Gb		Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	DS.			
Eb, Gb	2			SI	JB				DAS <sup>i64</sup>		
Eb, Gb		Eb, Gb	Ev, Gv	Gb, Eb	Gv, Ev	AL, Ib	rAX, Iz	(Prefix)			
A	3		•	CI	ИP	•					
REX.W   REX.WB   REX.WB   REX.WB   REX.WR   REX.WRB   REX.WRX		Eb, Gb	Ev, Gv		· ·	, , , , , , , , , , , , , , , , , , ,	· ·	(Prefix)			
REX.W   REX.WB   REX.WX   REX.WXB   REX.WR   REX.WRB   REX.WRX   REX.WRXE	4			[	DEC <sup>i64</sup> general regis	ster / REX <sup>064</sup> Prefixe	s				
TAXIFB									eDI REX.WRXB		
PUSH <sup>d64</sup>   IMUL   PUSH <sup>d64</sup>   GV, EV, Iz   PUSH <sup>d64</sup>   GV, EV, Ib   INS/ INSB   INSW   OUTSB   OUTSD   OUTS	5				POP <sup>d64</sup> into g	eneral register			•		
Iz		rAX/r8	rCX/r9	rDX/r10	rBX/r11	rSP/r12	rBP/r13	rSI/r14	rDI/r15		
S	6					INSB	INSW/ INSD	OUTSB	OUTSW/ OUTSD		
S	7			Jcc <sup>f</sup>	<sup>64</sup> , Jb- Short displac	ement jump on cond	ition		<u> </u>		
Eb, Gb		S	NS	i		i e	i i	LE/NG	NLE/G		
Section   Sect	8		М	OV					Grp 1A <sup>1A</sup> POP <sup>d64</sup>		
CWDE/ CDQE		Eb, Gb	Ev, Gv	•	Gv, Ev			Sw, Ew	Ev		
AL, Ib	9	CWDE/	CDQ/					SAHF	LAHF		
B	Α	TE	ST						SCAS/W/D/Q		
TAX/r8,  V   rCX/r9,  V   rDX/r10,  V   rBX/r11,  V   rSP/r12,  V   rBP/r13,  V   rSI/r14,  V   rDI/r15,  V		AL, Ib	rAX, Iz	Yb, AL	Yv, rAX	AL, Xb	rAX, Xv	AL, Yb	rAX, Yv		
C         ENTER IV, Ib         LEAVE <sup>d64</sup> far RET IV         INT 3         INT 3         INT INTO <sup>I64</sup> IRET/D/Q           D         ESC (Escape to coprocessor instruction set)         IN         OUT           E         near CALL <sup>f64</sup> Jz         January         Short <sup>f64</sup> AL, DX         AL, DX         eAX, DX         DX, AL         DX, eAX	В			MOV immedi	ate word or double i	nto word, double, or	quad register				
Iw		rAX/r8, Iv	rCX/r9, Iv	rDX/r10, lv	rBX/r11, lv	rSP/r12, Iv	rBP/r13, Iv	rSI/r14, Iv	rDI/r15 , Iv		
ESC (Escape to coprocessor instruction set)  E near CALL <sup>f64</sup> JMP  IN  OUT  Jz  near <sup>f64</sup> Jz  far <sup>i64</sup> Ap  Jb  Ap  Jb  AL, DX  eAX, DX  DX, AL  DX, eAX	С	ENTER	LEAVE <sup>d64</sup>	far RET	far RET	INT 3	INT	INTO <sup>i64</sup>	IRET/D/Q		
E near CALL <sup>f64</sup> JMP IN OUT  Jz near <sup>f64</sup> far <sup>i64</sup> short <sup>f64</sup> AL, DX eAX, DX DX, AL DX, eAX  Jz Ap Jb		lw, lb		lw			lb				
Jz near <sup>f64</sup> far <sup>i64</sup> short <sup>f64</sup> AL, DX eAX, DX DX, AL DX, eAX	D	ESC (Escape to coprocessor instruction set)									
Jz near <sup>f64</sup> far <sup>i64</sup> short <sup>f64</sup> AL, DX eAX, DX DX, AL DX, eAX											
Jz near <sup>f64</sup> far <sup>i64</sup> short <sup>f64</sup> AL, DX eAX, DX DX, AL DX, eAX	E	near CALL <sup>f64</sup>		JMP		II	N	C	DUT		
F CLC STC CLL STL CLD STD INC/DEC INC/DEC						AL, DX	eAX, DX	DX, AL	DX, eAX		
. SES SIS SES SIS SIS SIS SIS SIS SIS SIS	F	CLC	STC	CLI	STI	CLD	STD	INC/DEC	INC/DEC		
Grp 4 <sup>1A</sup> Grp 5 <sup>1A</sup>								Grp 4 <sup>1A</sup>	Grp 5 <sup>1A</sup>		

## NOTES:

<sup>\*</sup> All blanks in all opcode maps are reserved and must not be used. Do not depend on the operation of undefined or reserved locations.

Table A-6. Opcode Extensions for One- and Two-byte Opcodes by Group Number \*

		10 77 0.	Opcode Extensions for One- and Two-byte Opcodes by Group Number *  Encoding of Bits 5,4,3 of the ModR/M Byte (bits 2,1,0 in parenthesis)							is)		
Opcode	Group	Mod 7,6	pfx	000	001	010	011	100	101	110	111	
80-83	1	mem, 11B		ADD	OR	ADC	SBB	AND	SUB	XOR	CMP	
8F	1A	mem, 11B		POP								
C0,C1 reg, imm D0, D1 reg, 1 D2, D3 reg, CL	2	mem, 11B		ROL	ROR	RCL	RCR	SHL/SAL	SHR		SAR	
F6, F7	3	mem, 11B		TEST lb/lz		NOT	NEG	MUL AL/rAX	IMUL AL/rAX	DIV AL/rAX	IDIV AL/rAX	
FE	4	mem, 11B		INC Eb	DEC Eb							
FF	5	mem, 11B		INC Ev	DEC Ev	near CALL <sup>f64</sup> Ev	far CALL Ep	near JMP <sup>f64</sup> Ev	far JMP Mp	PUSH <sup>d64</sup> Ev		
0F 00	6	mem, 11B		SLDT Rv/Mw	STR Rv/Mw	LLDT Ew	LTR Ew	VERR Ew	VERW Ew			
		mem		SGDT Ms	SIDT Ms	LGDT Ms	LIDT Ms	SMSW Mw/Rv		LMSW Ew	INVLPG Mb	
0F 01	7	11B		VMCALL (001) VMLAUNCH (010) VMRESUME (011) VMXOFF (100)	MONITOR (000) MWAIT (001) CLAC (010) STAC (011) ENCLS (111)	XGETBV (000) XSETBV (001) VMFUNC (100) XEND (101) XTEST (110) ENCLU(111)					SWAPGS <sup>064</sup> (000) RDTSCP (001)	
0F BA	8	mem, 11B						BT	BTS	BTR	BTC	
0F C7	9	mem	66 F3		CMPXCH8B Mq CMPXCHG16B Mdq					VMPTRLD Mq VMCLEAR Mq VMXON Mq	VMPTRST Mq	
		11B	F3							RDRAND Rv	RDSEED Rv RDPID Rv	
		mem										
0F B9	10	11B										
		mem		MOV								
C6	11	11B		Eb, lb							XABORT (000) Ib	
C7		mem		MOV Ev, Iz							VDE 0111 (000) 1	
		11B		,							XBEGIN (000) Jz	
0F 71	12	mem 11B				psrlw Nq, Ib		psraw Nq, Ib		psllw Nq, Ib		
			66			vpsrlw Hx,Ux,Ib		vpsraw Hx,Ux,Ib		vpsllw Hx,Ux,Ib		
	13	13	mem									
0F 72			13 11B				psrld Nq, Ib		psrad Nq, Ib		pslld Nq, lb	
			66			vpsrld Hx,Ux,Ib		vpsrad Hx,Ux,Ib		vpslld Hx,Ux,Ib		
		mem										
0F 73	14	11B				psrlq Nq, Ib				psllq Nq, lb		
			66			vpsrlq Hx,Ux,Ib	vpsrldq Hx,Ux,lb			vpsllq Hx,Ux,Ib	vpslldq Hx,Ux,Ib	

Table 2-2. 32-Bit Addressing Forms with the ModR/M Byte

r8(/r) r16(/r) r32(/r) mm(/r) xmm(/r) (In decimal) /digit (Opcode) (In binary) REG =	AL AX EAX MMO XMMO 0	CL CX ECX MM1 XMM1 1 001	DL DX EDX MM2 XMM2 2 010	BL BX EBX MM3 XMM3 3 011	AH SP ESP MM4 XMM4 4 100	CH BP EBP MM5 XMM5 5 101	DH SI ESI MM6 XMM6 6 110	BH DI EDI MM7 XMM7 7		
Effective Address	Mod	R/M		١	alue of M	lodR/M By	/te (in He	xadecima	ıl)	
[EAX] [ECX] [EDX] [EBX] [][] <sup>1</sup> disp32 <sup>2</sup> [ESI] [EDI]	00	000 001 010 011 100 101 110 111	00 01 02 03 04 05 06 07	08 09 0A 0B 0C 0D 0E 0F	10 11 12 13 14 15 16 17	18 19 1A 1B 1C 1D 1E 1F	20 21 22 23 24 25 26 27	28 29 2A 2B 2C 2D 2E 2F	30 31 32 33 34 35 36 37	38 39 3A 3B 3C 3D 3E 3F
[EAX]+disp8 <sup>3</sup> [ECX]+disp8 [EDX]+disp8 [EBX]+disp8 [][]+disp8 [EBP]+disp8 [ESI]+disp8 [EOI]+disp8	01	000 001 010 011 100 101 110 111	40 41 42 43 44 45 46 47	48 49 4A 4B 4C 4D 4E 4F	50 51 52 53 54 55 56 57	58 59 5A 5B 5C 5D 5E 5F	60 61 62 63 64 65 66	68 69 6A 6B 6C 6D 6E 6F	70 71 72 73 74 75 76 77	78 79 7A 7B 7C 7D 7E 7F
[EAX]+disp32 [ECX]+disp32 [EDX]+disp32 [EBX]+disp32 [][]+disp32 [EBP]+disp32 [ESI]+disp32 [EDI]+disp32	10	000 001 010 011 100 101 110 111	80 81 82 83 84 85 86 87	88 89 8A 8B 8C 8D 8E 8F	90 91 92 93 94 95 96 97	98 99 9A 9B 9C 9D 9E 9F	A0 A1 A2 A3 A4 A5 A6 A7	A8 A9 AA AB AC AD AE AF	B0 B1 B2 B3 B4 B5 B6 B7	B8 B9 BA BB BC BD BE BF
EAX/AX/AL/MM0/XMM0 ECX/CX/CL/MM/XMM1 EDX/DX/DL/MM2/XMM2 EBX/BX/BL/MM3/XMM3 ESP/SP/AH/MM4/XMM4 EBP/BP/CH/MM5/XMM5 ESI/SI/DH/MM6/XMM6 EDI/DI/BH/MM7/XMM7	11	000 001 010 011 100 101 110 111	CO C1 C2 C3 C4 C5 C6 C7	C8 C9 CA CB CC CD CE CF	D0 D1 D2 D3 D4 D5 D6 D7	D8 D9 DA DB DC DD DE DF	E0 E1 E2 E3 E4 E5 E6 E7	E8 E9 EA EB EC ED EE	F0 F1 F2 F3 F4 F5 F6 F7	F8 F9 FA FB FC FD FE FF

## **NOTES:**

- 1. The [--][--] nomenclature means a SIB follows the ModR/M byte.
- 2. The disp32 nomenclature denotes a 32-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is added to the index.
- 3. The disp8 nomenclature denotes an 8-bit displacement that follows the ModR/M byte (or the SIB byte if one is present) and that is sign-extended and added to the index.

Table 2-3 is organized to give 256 possible values of the SIB byte (in hexadecimal). General purpose registers used as a base are indicated across the top of the table, along with corresponding values for the SIB byte's base field. Table rows in the body of the table indicate the register used as the index (SIB byte bits 3, 4 and 5) and the scaling factor (determined by SIB byte bits 6 and 7).

Table 2-3. 32-Bit Addressing Forms with the SIB Byte

r32 (In decimal) Base = (In binary) Base =			EAX 0 000	ECX 1 001	EDX 2 010	EBX 3 011	ESP 4 100	[*] 5 101	ESI 6 110	EDI 7 111	
Scaled Index	SS	Index		Value of SIB Byte (in Hexadecimal)							
[EAX] [ECX] [EDX] [EBX] none [EBP] [ESI] [EOI]	00	000 001 010 011 100 101 110 111	00 08 10 18 20 28 30 38	01 09 11 19 21 29 31 39	02 0A 12 1A 22 2A 32 3A	03 0B 13 1B 23 2B 33 3B	04 0C 14 1C 24 2C 34 3C	05 0D 15 1D 25 2D 35 3D	06 0E 16 1E 26 2E 36 3E	07 0F 17 1F 27 2F 37 3F	
[EAX*2] [ECX*2] [EDX*2] [EBX*2] none [EBP*2] [ESI*2] [EDI*2]	01	000 001 010 011 100 101 110 111	40 48 50 58 60 68 70 78	41 49 51 59 61 69 71 79	42 4A 52 5A 62 6A 72 7A	43 4B 53 5B 63 6B 73 7B	44 4C 54 5C 64 6C 74 7C	45 4D 55 5D 65 6D 75 7D	46 4E 56 5E 66 6E 76 7E	47 4F 57 5F 67 6F 77	
[EAX*4] [ECX*4] [EDX*4] [EBX*4] none [EBP*4] [ESI*4] [EDI*4]	10	000 001 010 011 100 101 110 111	80 88 90 98 A0 A8 B0 B8	81 89 91 99 A1 A9 B1 B9	82 8A 92 9A A2 AA B2 BA	83 8B 93 9B A3 AB B3 BB	84 8C 94 9C A4 AC B4 BC	85 8D 95 9D A5 AD B5 BD	86 8E 96 9E A6 AE B6 BE	87 8F 97 9F A7 AF B7 BF	
[EAX*8] [ECX*8] [EDX*8] [EBX*8] none [EBP*8] [ESI*8] [EDI*8]	11	000 001 010 011 100 101 110 111	CO C8 D0 D8 E0 E8 F0 F8	C1 C9 D1 D9 E1 E9 F1	C2 CA D2 DA E2 EA F2 FA	C3 CB D3 DB E3 EB F3 FB	C4 CC D4 DC E4 EC F4 FC	C5 CD D5 DD E5 ED F5 FD	C6 CE D6 DE E6 EE F6 FE	C7 CF D7 DF E7 EF F7	

## **NOTES:**

<sup>1.</sup> The [\*] nomenclature means a disp32 with no base if the MOD is 00B. Otherwise, [\*] means disp8 or disp32 + [EBP]. This provides the following address modes:

MOD bits	Effective Address
00	[scaled index] + disp32
01	[scaled index] + disp8 + [EBP]
10	[scaled index] + disp32 + [EBP]

## 2.2 IA-32E MODE

IA-32e mode has two sub-modes. These are:

- **Compatibility Mode.** Enables a 64-bit operating system to run most legacy protected mode software unmodified.
- **64-Bit Mode.** Enables a 64-bit operating system to run applications written to access 64-bit address space.