SPRING 2016

CMPE 364

Microprocessor Based Design

Dr. Mohamed Al-Meer

Lecture Expectations

- Expected to achieve:
 - Writing assembly code
 - Cycle Counting
 - Instruction scheduling
 - · Load instructions
 - Preloading
 - Loop unrolling
 - Register Allocation
 - Allocating variables to registers

Lecture Expectations

- Expected to achieve:
 - Conditional execution
 - Looping Constructs
 - Decremented Counted Loops
 - Efficient Switches

Allocating Variables to Register Numbers

- When you write an assembly routine, it is best to start by using names for the variables.
 - This allows you to change the allocation of variables to register numbers easily
 - use different register names for the same physical register number
 - Register names increase the clarity and readability of optimized code

Allocating Variables to Register Numbers - EXAMPLE

- we want to shift an array of N bits upwards in memory by k
 bits.
- For simplicity assume that **N** is large and a **multiple** of **256**.
- Also assume that $0 \le k < 32$ and that
- The input and output pointers are word aligned.
- See next C routine:
 - The loop is unrolled 8 times for maximum efficiency

Allocating Variables to Register Numbers - EXAMPLE

Allocating Variables to Register Numbers - EXAMPLE

```
shift bits
                                                       ORR y 5, carry, x_5, LSL k
     STMFD sp!, {r4-r11, lr}; save registers
     RSB kr, k, #32
                             ; kr = 32-k;
                                                       MOV carry, x 5, LSR kr
     MOV carry, #0
                                                       ORR y 6, carry, x 6, LSL k
                                                       MOV carry, x 6, LSR kr
     LDMIA in!, \{x \ 0-x \ 7\}; load 8 words
     ORR y_0, carry, x_0, LSL k; shift the 8 words
                                                       ORR y 7, carry, x 7, LSL k
     MOV carry, x_0, LSR kr
                                                       MOV carry, x 7, LSR kr
     ORR y 1, carry, x 1, LSL k
                                                       STMIA out!, {y 0-y 7} ; store 8 words
     MOV carry, x 1, LSR kr
                                                       SUBS N, N, #256
     ORR y_2, carry, x_2, LSL k
                                                                                : N -= (8 words * 32 bits)
     MOV carry, x_2, LSR kr
                                                       BNE loop
                                                                                ; if (N!=O) goto loop;
     ORR y_3, carry, x_3, LSL k
                                                       MOV rO, carry
                                                                               ; return carry;
     MOV carry, x_3, LSR kr
     ORR y 4, carry, x 4, LSL k
                                                       LDMFD sp!, {r4-r11, pc}
     MOV carry, x 4, LSR kr
```

Allocating Variables to Register Numbers - EXAMPLE

 Now see the register naming and allocation? 			x_0 x_1 x_2 x_3	RN 5 RN 6 RN 7 RN 8
 x_ array and y_ array are occupying the same register range? Why? 	out in	RN 0 RN 1	x_4 x_5 x_6 x_7	RN 9 RN 10 RN 11 RN 12
 For carry and kr, you can use the stack since there are no remaining registers 	N k	RN 2 RN 3	y_0 y_1 y_2 y_3 y_4 y_5 y_6 y_7	RN 4 RN x_0 RN x_1 RN x_2 RN x_3 RN x_4 RN x_5 RN x_6

Conditional Execution

- The processor core can conditionally execute most ARM instructions.
- Based on one of 15 condition codes.
- 14 conditions split into seven pairs of complements.
- By default, ARM instructions do not update the **N**, **Z**, **C**, **V** flags in the ARM *cpsr*. Except with using "**S**".
- By combining conditional execution and conditional setting of the flags, you can implement simple if statements without any need for branches.
 - improves efficiency since branches can take many cycles and also reduces code size.

Conditional Execution Exampl-1

We can write this in assembly using conditional execution rather than conditional branches:

```
CMP i, #10
ADDLO c, i, #'0'
ADDHS c, i, #'A'-10
```

Conditional Execution Example 2

```
Example The following C code identifies if c is a vowel:
6.18

if (c=='a' || c=='e' || c=='i' || c=='u')
{
    vowel++;
}
```

In assembly you can write this using conditional comparisons:

```
TEQ c, #'a'
TEQNE c, #'e'
TEQNE c, #'i'
TEQNE c, #'o'
TEQNE c, #'u'
ADDEQ vowel, vowel, #1
```

Conditional Execution Example 3

```
Consider the following code that detects if c is a letter: 6.19

if ((c>='A' && c<='Z') || (c>='a' && c<='z'))
{
    letter++;
}

SUB temp, c, \#'A'
CMP temp, \#'Z'-'A'
SUBHI temp, c, \#'a'
CMPHI temp, \#'z'-'a'
ADDLS letter, letter, \#1
```

Looping Constructs Decremented Counted Loops

- On the ARM loops are fastest when they count down towards zero. Why?
- How to implement these loops efficiently in assembly
- For a decrementing loop of *N* iterations, the loop counter *i* counts down from *N* to 1 inclusive.
- The loop terminates with i = 0. An efficient implementation is:

Looping Constructs Decremented Counted Loops

- One Solution
- Count from N to 1 inclusive.
- The loop overhead is 1-Subtraction setting the condition codes and 2-Conditional branch
- On ARM7 and ARM9 this overhead costs four cycles per loop
 - 3 for BGT and 1 for SUB

```
MOV i, N
loop
; loop body goes here and i=N,N-1,...,1
SUBS i, i, #1
BGT loop
```

Looping Constructs Decremented Counted Loops

- Another Solution
- If i is an index (N-1 to 0 inclusive)
- Good for access array element zero.
- Using a different conditional branch:
- Z flag is set on the last iteration of the loop and cleared for other iterations

```
SUBS i, N, #1

loop
; loop body goes here and i=N-1,N-2,...,0

SUBS i, i, #1

BGE loop
```