















	1 2 3	4	5	6	7	8	9	10	11	12	13 14		15	16	17
	Notes				1				<u></u>						
В	1. The FT4232H chip has 4 separate I/O ports. Each of these ports can be set to different modes at any time. Only one mode can be set on a port at a time. All of the ports can be set to serial, asynchronous bit-bang, or synchronous bit-bang. Only ports A and B can be set to MPSSE mode, which includes SPI, I2C, and JTAG modes. The default state for all of the ports will be UART whenever plugged in. This cannot be changed. 2. The FT4232H chip supports two modes for the SPI clock. The first mode supports speeds from 92 Hz to 6 MHz and follows the equation below (CD is the clock divisor and must be an integer:								PCB1 30009468-03 PCB PCB						
t f = 12MHz / (2 * (1 + CD)) The other mode can handle speeds between 460 Hz and 30 MHz and follows the equation below:										Rubber feet					
D	f = 60 MHz / (2 * (1 + CD)) The MOSI and MISO lines are synchronous with the SPI clock. All of the other GPIO pins are not.									M1 M2 SJ61A2 SJ61A2 M5 SJ61A2					
E	3. Place TP1 and TP2 next to each each other).	ch other in ar	n 0603 layout	(within 60 m	il of						M3 SJ61A2	M4 SJ61/	A2		E
F															F
G											U.FL to SMA				G
н									P12 SMA-0211T 2 GND 1 						н
J															J
к											REV ECO DESC	RIPTION OF C		BY CKD APPR	DATE
L											APPROVALS: DESIGNED: DRAWN: CHECKED: ENGINEER:	XX/XX/XX XX/XX/XX XX/XX/XX	PCA, Note	1W Developm XBX-U-DEV, as and Mecha	RF Pad nicals
	1 2 3	4	5	6	7	8	9	10	11	12	© Digi Internationa		DO NOT SCALE	5001841-04	F SHEET 9 of 10
/			<u> </u>		<u>'</u>	<u> </u>	<u> </u>			12			JO NOT GUALE	. 510.001110	9 01 10





