
# 数字系统设计与Verilog HDL


(第6版)




# 第3章 Quartus Prime使用指南

- 3.1 Quartus Prime原理图设计
- 3.2 基于IP核的设计
- 3.3 SignalTap II的使用方法
- 3.4 Quartus Prime的优化设置与时序分析


### 3.1 Quartus Prime原理图设计




Quartus Prime的主界面



输入元件




### 半加器电路图




### 使用New Project Wizard创建工程

What is the working directory for th C:/my_design/adder	is project?			
What is the name of this project?				
adder1				1
What is the name of the top-level of match the entity name in the designal adder1		projecti IIIIa IIdii	is is case sensitive	and musi exactly

设置Directory, Name, Top-Level Entity对话框




将设计文件加入当前工程中



选择目标器件

DA tools:				
Tool Type	Tool Name	Format(s)		Run Tool Automatically
Design Entry/Synthesis	<none></none>	<none></none>	.*	Run this tool automatically to synthesize the current design
Simulation	ModelSim-Altera	Verilog HDL	•	Run gate-level simulation automatically after compilation
Board-Level	Timing	<none></none>	•	
	Symbol	<none></none>	•	
	Signal Integrity	<none></none>	*	
	Boundary Scan	<none></none>	-	iii aa

选择综合器、仿真器




#### 工程信息汇总显示

# 3.1.2 1位全加器设计输入

Create Symbol File	X
Look in: C:\my_design\adder   ✓	O O
My Computer incremental_db incremental_db output_files simulation	
File name: h_adder.bsf	Save
Files of type: Symbol File (*.bsf)	▼ Cancel

创建元件符号对话框

### 3.1.2 1位全加器设计输入



#### 1位全加器原理图

### 3.1.3 1位全加器的编译

选择菜单Processing→Start Compilation,或者单击按钮,即启动了完全编译,完全编译包括如下5个过程:

```
分析与综合(Analysis & Synthesis);
适配(Fitter);
装配(Assembler);
定时分析(TimeQuest Timing Analysis);
网表文件提取(EDA Netlist Writer)。
```

### 3.1.3 1位全加器的编译

#### Flow Summary Flow Status Successful - Tue Jun 28 23:27:48 2016

Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition

Revision Name adder1
Top-level Entity Name fulladder
Family Cyclone IV E

Device EP4CE115F29C7

Timing Models Final

Total logic elements 2 / 114,480 ( < 1 % )

Total combinational functions 2 / 114,480 ( < 1 % )

Dedicated logic registers 0 / 114,480 ( 0 % )

Total registers 0

Total pins 5 / 529 ( < 1 % )

Total virtual pins 0

Total memory bits 0 / 3,981,312 ( 0 % )

Embedded Multiplier 9-bit elements 0 / 532 (0 %)
Total PLLs 0 / 4 (0 %)

#### 编译信息汇总

General	EDA Tool Options  Specify the directory that contains the tool executable for each third-party EDA tool:					
EDA Tool Options Fonts Headers & Footers Settir Internet Connectivity Notifications						
	EDA Tool	Directory Containing Tool Executable				
	Precision Synthesis					
Libraries ✓ IP Settings	Synplify					
IP Catalog Search Loc	Synplify Pro					
Design Templates License Setup	Active-HDL					
Preferred Text Editor	Riviera-PRO					
Processing Tooltip Settings  Messages Colors Fonts	ModelSim					
	QuestaSim					
	ModelSim-Altera	C:\altera\16.0\modelsim_ase\win32aloem				
Colors Fonts						
	The Netical Selection	rith a Synplify/Synplify Pro node-locked license				


建立Quartus Prime和Modelsim的链接

General	Simulation						
General Files Libraries  IP Settings IP Catalog Search Locations Design Templates Operating Settings and Condition Voltage Temperature Compilation Process Settings Incremental Compilation EDA Tool Settings Design Entry/Synthesis Simulation Board-Level Compiler Settings VHDL Input Verilog HDL Input Default Parameters TimeQuest Timing Analyzer Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer Set SSN Analyzer	Specify options for generating output files for use with other EDA tools.  Tool name: ModelSim-Altera  Run gate-level simulation automatically after compilation  EDA Netlist Writer settings  Format for output netlist: Verilog HDL  Output directory: C:\my_design\adder\simulation\modelsim  Map illegal HDL characters  Defines for Power Estimation  Generate Value Change Dump (VCD) file script  Script Settings						
	Design instance name:  More EDA Netlist Writer Settings  NativeLink settings  ○ None  ○ Compile test bench: fulladder_vlg_tst  □ Use script to set up simulation:  ○ Script to compile test bench:  More NativeLink Settings  Reset						


#### 设置仿真文件的格式和目录

```
28
     timescale 1 ps/ 1 ps
    module fulladder_vlg_tst();
30 // constants
31 // general purpose registers
   reg eachvec;
33 // test vector input registers
35 reg B;
36 reg CIN;
37
   // wires
38
  wire COUT:
39
  wire SUM;
     // assign statements (if any)
42 ⊟fulladder i1 (
43
    // port map - connection between master ports and signals/registers
44
        .A(A),
45
        .B(B),
46
        .CIN(CIN)
47
        . COUT (COUT) ,
48
        .SUM(SUM)
   initial
49
50
51 ⊟begin
52
    // code that executes only once
53
    // insert code here --> begin
54
55
    // --> end
$display("Running testbench");
56
57
   always
    // optional sensitivity list
     // @(event1 or event2 or .... eventn)
60
61 ⊟begin
    // code executes for every event on sensitivity list
63
    // insert code here --> begin
65
    @eachvec;
66
    // --> end
67
    end
68
    endmodule
69
```

#### 自动生成的Test Bench模板文件



对Test Bench进一步设置



1位全加器时序仿真波形图

### 3.1.5 1位全加器的下载

本例针对的下载板为DE2-115,故目标器件应为: EP4CE115F29C7。

选择菜单Assignments→Pin Planner,在Pin Planner对话框中,进行引脚的锁定。

A →PIN AB28 SW0 (拨动开关)


B →PIN AC28 SW1 (拨动开关)

CIN →PIN AC27 SW2 (拨动开关)

SUM  $\rightarrow$ PIN\_E21 LEDG0 (LED灯)

COUT →PIN\_AB28 LEDG1 (LED灯)

### 3.1.5 1位全加器的下载




#### 编程下载窗口

# 第3章 Quartus Prime使用指南

- 3.1 Quartus Prime原理图设计
- 3.2 基于IP核的设计
- 3.3 SignalTap II的使用方法
- 3.4 Quartus Prime的优化设置与时序分析


### 3.2 基于IP核的设计

3.2.1 用LPM COUNTER设计模24方向可控计数器




### LPM\_COUNTER模块命名

#### 3.2.1 用LPM\_COUNTER设计模24方向可控计数器




启动MegaWizard Plug-In Manager,对LPM\_COUNTER模块进行参数设置

#### 3.2.1 用LPM\_COUNTER设计模24方向可控计数器




模24方向可控计数器原理图


#### 3.2.1 用LPM\_COUNTER设计模24方向可控计数器



模24方向可控计数器门级仿真波形图



Save IP Variation对话框



基于lpm rom实现的4×4无符号数乘法器原理图

P mult_rom.					rom.mit	mif*		
٩dd	+0	+1	+2	+3	+4	+5	+6	+7
0	0	0	0	0	0	0	0	0
8	0	0	0	0	0	0	0	0
16	0	1	2	3	4	5	6	7
24	8	9	10	0	0	0	0	0
32	0	0	0	0	0	0	0	0
40	0	0	0	0	0	0	0	0

ROM存储器的内容存储在\*.mif文件中




4×4无符号数乘法器波形仿真结果


# 第3章 Quartus Prime使用指南

- 3.1 Quartus Prime原理图设计
- 3.2 基于IP核的设计
- 3.3 SignalTap II的使用方法
- 3.4 Quartus Prime的优化设置与时序分析


Quartus Prime的嵌入式逻辑分析仪SignalTap II为设计者提供了一种方便高效的硬件测试手段,它可以随设计文件一起下载到目标芯片中,捕捉目标芯片内信号节点或总线上的数据,将这些数据暂存于目标芯片的嵌入式RAM中,然后通过器件的JTAG端口将采到的信息和数据送到计算机进行显示,供用户分析。



调入待测信号



SignalTap II参数设置窗口



SignalTap II数据窗口显示的实时采样的信号波形

# 第3章 Quartus Prime使用指南


- 3.1 Quartus Prime原理图设计
- 3.2 基于IP核的设计
- 3.3 SignalTap II的使用方法
- 3.4 Quartus Prime的优化设置与时序分析

#### 3.4 Quartus Prime的优化设置与时序分析

General	Compiler Settings
Files Libraries  IP Settings IP Catalog Search Locati Design Templates  Operating Settings and Con- Voltage	Specify high-level optimization settings for the Compiler (including integrated synthesis and fitting). These settings control the optimization focus and algorithms that will be performed throughout design compilation.  Optimization mode  Balanced (Normal flow)
Temperature Compilation Process Setting Incremental Compilation EDA Tool Settings Design Entry/Synthesis Simulation Board-Level Compiler Settings	Performance (High effort - increases runtime) Performance (Aggressive - increases runtime and area) Power (High effort - increases runtime) Power (Aggressive - increases runtime, reduces performance) Area (Aggressive - reduces performance)
VHDL Input Verilog HDL Input Default Parameters TimeQuest Timing Analyzer Assembler Design Assistant SignalTap II Logic Analyzer Logic Analyzer Interface PowerPlay Power Analyzer S SSN Analyzer	Prevent register optimizations  Prevent register merging Prevent register duplication Prevent register retiming  Advanced Settings (Synthesis)  Advanced Settings (Fitter)


#### 编译器设置

#### 3.4 Quartus Prime的优化设置与时序分析



### 查看Design Assistant报告

#### 3.4 Quartus Prime的优化设置与时序分析



资源优化指导(Resource Optimization Advisor)

### 习 题 3

- 3.1 基于Quartus Prime软件,用D触发器设计一个2分频电路,并做波形仿真,在此基础上,设计一个4分频和8分频电路,做波形仿真。1.4 数字系统的实现方式有哪些?各有什么优缺点?
- 3.2 基于Quartus Prime软件,用74161设计一个模10计数器,并进行编译和仿真。
- 3.3 基于Quartus Prime软件,用74161设计一个模99的计数器,个位和十位都采用8421BCD码的编码方式设计,分别用置0和置1两种方法实现,完成原理图设计输入、编译、仿真和下载整个过程。
- 3.5 基于Quartus Prime软件,用74283(4位二进制全加器)设计实现一个8位全加器,并进行综合和仿真,查看综合结果和仿真结果。