# GigaDevice Semiconductor Inc.

# GD32F150xx ARM® Cortex®-M3 32-bit MCU

**Datasheet** 



# **Table of Contents**

Table	e of Contents	1
List	of Figures	3
List	of Tables	4
1. 6	Seneral description	5
2. C	Device overview	6
2.1	. Device information	6
2.2		
2.3	-	
2.4	, .	
2.5	. Clock tree	13
2.6		
2	.6.1. GD32F150Rx LQFP64 pin definitions	
	.6.2. GD32F150Cx LQFP48 pin definitions	
	.6.3. GD32F150Kx QFN32 pin definitions	
	.6.4. GD32F150Gx QFN28 pin definitions	
2	.6.5. GD32F150xx pin alternate functions	29
3. F	unctional description	33
3.1	. ARM® Cortex®-M3 core	33
3.2	. On-chip memory	33
3.3	. Clock, reset and supply management	33
3.4	. Boot modes	34
3.5	. Power saving modes	34
3.6	. Analog to digital converter (ADC)	35
3.7	. Digital to analog converter (DAC)	35
3.8	. DMA	36
3.9	. General-purpose inputs/outputs (GPIOs)	36
3.1	0. Timers and PWM generation	36
3.1	1. Real time clock (RTC)	38
3.1	2. Inter-integrated circuit (I2C)	38
3.1	3. Serial peripheral interface (SPI)	38
3.1	4. Universal synchronous asynchronous receiver transmitter (USART)	39



	3.15.	Inter-IC sound (I2S)	39
	3.16.	HDMI CEC3	<b>39</b>
	3.17.	Universal serial bus full-speed (USBD)4	10
	3.18.	Touch sensing interface (TSI)4	10
	3.19.	Comparators (CMP)4	10
	3.20.	Debug mode	10
	3.21.	Package and operation temperature4	11
4.	. Ele	ctrical characteristics4	12
	4.1.	Absolute maximum ratings4	12
	4.2.	Recommended DC characteristics4	12
	4.3.	Power consumption4	13
	4.4.	EMC characteristics4	14
	4.5.	Power supply supervisor characteristics4	14
	4.6.	Electrical sensitivity4	<b>1</b> 5
	4.7.	External clock characteristics4	16
	4.8.	Internal clock characteristics4	<b>17</b>
	4.9.	PLL characteristics4	18
	4.10.	Memory characteristics4	18
	4.11.	GPIO characteristics4	18
	4.12.	ADC characteristics4	19
	4.13.	DAC characteristics4	19
	4.14.	I2C characteristics4	19
	4.15.	SPI characteristics5	50
5.	. Pac	ckage information5	1
	5.1.	QFN package outline dimensions5	51
	5.2.	LQFP package outline dimensions	53
6.	. Ord	dering information5	5
7.	. Rev	vision history5	6



# **List of Figures**

Figure 2-1. GD32F150xx block diagram	8
Figure 2-2. GD32F150Rx LQFP64 pinouts	9
Figure 2-3. GD32F150Cx LQFP48 pinouts	9
Figure 2-4. GD32F150Kx QFN32 pinouts	10
Figure 2-5. GD32F150Gx QFN28 pinouts	10
Figure 2-6. GD32F150xx clock tree	13
Figure 5-1. QFN package outline	51
Figure 5-2. LQFP package outline	53



# **List of Tables**

Table 2-1. GD32F150xx devices features and peripheral list	6
Table 2-2. GD32F150xx memory map	11
Table 2-3. GD32F150Rx LQFP64 pin definitions	14
Table 2-4. GD32F150Cx LQFP48 pin definitions	19
Table 2-5. GD32F150Kx QFN32 pin definitions	23
Table 2-6. GD32F150Gx QFN28 pin definitions	26
Table 2-7. Port A alternate functions summary	29
Table 2-8. Port B alternate functions summary	31
Table 2-9. Port C & D & F alternate functions summary	32
Table 4-1. Absolute maximum ratings	42
Table 4-2. DC operating conditions	42
Table 4-3. Power consumption characteristics	43
Table 4-4. EMS characteristics	44
Table 4-5. EMI characteristics	44
Table 4-6. Power supply supervisor characteristics	44
Table 4-7. ESD characteristics	45
Table 4-8. Static latch-up characteristics	45
Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceram	
Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceran	
	46
Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics	47
Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics	47
Table 4-13. PLL characteristics	
Table 4-14. Flash memory characteristics	48
Table 4-15. I/O port characteristics	48
Table 4-16. ADC characteristics	49
Table 4-17. DAC characteristics	49
Table 4-18. I2C characteristics	49
Table 4-19. SPI characteristics	50
Table 5-1. QFN package dimensions	52
Table 5-2. LQFP package dimensions	54
Table 6-1. Part ordering code for GD32F150xx devices	55
Table 7-1. Revision history	56



### 1. General description

The GD32F150xx device belongs to the value line of GD32 MCU family. It is a 32-bit general-purpose microcontroller based on the high performance ARM® Cortex®-M3 RISC core with best ratio in terms of processing power, reduced power consumption and peripheral set. The Cortex®-M3 is a next generation processor core which is tightly coupled with a Nested Vectored Interrupt Controller (NVIC), SysTick timer and advanced debug support.

The GD32F150xx device incorporates the ARM® Cortex®-M3 32-bit processor core operating at 72 MHz frequency with Flash accesses zero wait states to obtain maximum efficiency. It provides up to 64 KB on-chip Flash memory and up to 8 KB SRAM memory. An extensive range of enhanced I/Os and peripherals connected to two APB buses. The devices offer one 12-bit ADC, one 12-bit DAC and two comparators, up to five general-purpose 16-bit timers, a general-purpose 32-bit timer, a basic timer, a PWM advanced-control timer, as well as standard and advanced communication interfaces: up to two SPIs, two I²Cs, two USARTs, a I²S, a HDMI-CEC a TSI and an USBD.

The device operates from a 2.6 to 3.6 V power supply and available in -40 to +85 °C temperature range. Several power saving modes provide the flexibility for maximum optimization between wakeup latency and power consumption, an especially important consideration in low power applications.

The above features make the GD32F150xx devices suitable for a wide range of applications, especially in areas such as industrial control, motor drives, user interface, power monitor and alarm systems, consumer and handheld equipment, gaming and GPS, E-bike and so on.




# 2. Device overview

### 2.1. Device information

Table 2-1. GD32F150xx devices features and peripheral list

Part Number							GD32F						
Pai	rt Number	G4	G6	G8	K4	K6	K8	C4	C6	C8	R4	R6	R8
Flash (KB)		16	32	64	16	32	64	16	32	64	16	32	64
SRAM (KB)		4	6	8	4	6	8	4	6	8	4	6	8
	GPTM(32	1	1	1	1	1	1	1	1	1	1	1	1
	bit)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)	(1)
	GPTM(16	5	5	5	5	5	5	5	5	5	5	5	5
	bit)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)	(2,13-16)
ş	Advance d TM(16 bit)	1	1	1	1	<b>1</b> (0)	1	1	1	1	1	1	1
Timers	Basic TM(16 bit)	<b>1</b> (5)	<b>1</b> (5)	1 (5)	1 (5)	<b>1</b> (5)	1 (5)	1 (5)	<b>1</b> (5)	<b>1</b> (5)	<b>1</b> (5)	<b>1</b> (5)	1 (5)
	SysTick	1	1	1	1	1	1	1	1	1	1	1	1
	Watchdo g	2	2	2	2	2	2	2	2	2	2	2	2
	RTC	1	1	1	1	1	1	1	1	1	1	1	1
	USART	1	2	2	1	2	2	1	2	2	1	2	2
	OOAKI	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)	(0)	(0-1)	(0-1)
	I2C	1	1	2	1	1	2	1	1	2	1	1	2
ivity	SPI	1	1	2	1	1	2	1	1	2	1	1	2
ect	SFI	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)	(0)	(0)	(0-1)
Connectivity	I2S	1	1	1	1	1	1	1	1	1	1	1	1
	USBD	1	1	1	1	1	1	1	1	1	1	1	1
	HDMI CEC	1	1	1	1	1	1	1	1	1	1	1	1
	GPIO	24	24	24	27	27	27	39	39	39	55	55	55
Capacitive Touch Channels		14	14	14	14	14	14	17	17	17	18	18	18
C	Analog omparator	2	2	2	2	2	2	2	2	2	2	2	2






Part Number			GD32F150xx												
		G4	G6	G8	K4	K6	K8	C4	C6	C8	R4	R6	R8		
	EXTI	16	16	16	16	16	16	16	16	16	16	16	16		
	Units	1	1	1	1	1	1	1	1	1	1	1	1		
ADC	Channels (Ext.)	10	10	10	10	10	10	10	10	10	16	16	16		
4	Channels (Int.)	3	3	3	3	3	3	3	3	3	3	3	3		
DAC		1	1	1	1	<b>1</b> (0)	<b>1</b> (0)	1	<b>1</b> (0)	1	1	1	1		
Package		QFN28			QFN32			LQFP48			LQFP64				



### 2.2. Block diagram

Figure 2-1. GD32F150xx block diagram





#### 2.3. Pinouts and pin assignment

Figure 2-2. GD32F150Rx LQFP64 pinouts




Figure 2-3. GD32F150Cx LQFP48 pinouts






Figure 2-4. GD32F150Kx QFN32 pinouts





Figure 2-5. GD32F150Gx QFN28 pinouts





# 2.4. Memory map

Table 2-2. GD32F150xx memory map

Pre-defined Bus		ADDRESS	Poripharala
Regions	bus	ADDRESS	Peripherals
		0xE000 0000 - 0xE00F FFFF	Cortex-M3 internal peripherals
External Device		0xA000 0000 - 0xDFFF FFFF	Reserved
External RAM		0x6000 0000 - 0x9FFF FFFF	Reserved
	AHB1	0x5000 0000 - 0x5FFF FFFF	Reserved
		0x4800 1800 - 0x4FFF FFFF	Reserved
		0x4800 1400 - 0x4800 17FF	GPIOF
		0x4800 1000 - 0x4800 13FF	Reserved
	AHB2	0x4800 0C00 - 0x4800 0FFF	GPIOD
		0x4800 0800 - 0x4800 0BFF	GPIOC
		0x4800 0400 - 0x4800 07FF	GPIOB
		0x4800 0000 - 0x4800 03FF	GPIOA
		0x4002 4400 - 0x47FF FFFF	Reserved
		0x4002 4000 - 0x4002 43FF	TSI
		0x4002 3400 - 0x4002 3FFF	Reserved
	AHB1	0x4002 3000 - 0x4002 33FF	CRC
		0x4002 2400 - 0x4002 2FFF	Reserved
		0x4002 2000 - 0x4002 23FF	FMC
		0x4002 1400 - 0x4002 1FFF	Reserved
		0x4002 1000 - 0x4002 13FF	RCU
		0x4002 0400 - 0x4002 0FFF	Reserved
Peripherals		0x4002 0000 - 0x4002 03FF	DMA
		0x4001 4C00 - 0x4001 FFFF	Reserved
		0x4001 4800 - 0x4001 4BFF	TIMER16
		0x4001 4400 - 0x4001 47FF	TIMER15
		0x4001 4000 - 0x4001 43FF	TIMER14
		0x4001 3C00 - 0x4001 3FFF	Reserved
		0x4001 3800 - 0x4001 3BFF	USART0
		0x4001 3400 - 0x4001 37FF	Reserved
	APB2	0x4001 3000 - 0x4001 33FF	SPI0/I2S0
		0x4001 2C00 - 0x4001 2FFF	TIMER0
		0x4001 2800 - 0x4001 2BFF	Reserved
		0x4001 2400 - 0x4001 27FF	ADC
		0x4001 0800 - 0x4001 23FF	Reserved
		0x4001 0400 - 0x4001 07FF	EXTI
		0x4001 0000 - 0x4001 03FF	SYSCFG+CMP
		0x4000 C400 - 0x4000 FFFF	Reserved
	APB1	0x4000 C000 - 0x4000 C3FF	Reserved
		2111000 0000 0011	




# GD32F150xx Datasheet

Pre-defined	Bus	ADDRESS	Peripherals
Regions	Dus	ADDICEOU	i empherais
		0x4000 8000 - 0x4000 BFFF	Reserved
		0x4000 7C00 - 0x4000 7FFF	Reserved
		0x4000 7800 - 0x4000 7BFF	CEC
		0x4000 7400 - 0x4000 77FF	DAC
		0x4000 7000 - 0x4000 73FF	PMU
		0x4000 6400 - 0x4000 6FFF	Reserved
		0x4000 6000 - 0x4000 63FF	USB SRAM
		0x4000 5C00 - 0x4000 5FFF	USB registers
		0x4000 5800 - 0x4000 5BFF	I2C1
		0x4000 5400 - 0x4000 57FF	I2C0
		0x4000 4800 - 0x4000 53FF	Reserved
		0x4000 4400 - 0x4000 47FF	USART1
		0x4000 4000 - 0x4000 43FF	Reserved
		0x4000 3C00 - 0x4000 3FFF	Reserved
		0x4000 3800 - 0x4000 3BFF	SPI1
		0x4000 3400 - 0x4000 37FF	Reserved
		0x4000 3000 - 0x4000 33FF	FWDGT
		0x4000 2C00 - 0x4000 2FFF	WWDGT
		0x4000 2800 - 0x4000 2BFF	RTC
		0x4000 2400 - 0x4000 27FF	Reserved
		0x4000 2000 - 0x4000 23FF	TIMER13
		0x4000 1400 - 0x4000 1FFF	Reserved
		0x4000 1000 - 0x4000 13FF	TIMER5
		0x4000 0800 - 0x4000 0FFF	Reserved
		0x4000 0400 - 0x4000 07FF	TIMER2
		0x4000 0000 - 0x4000 03FF	TIMER1
CDAM		0x2000 5000 - 0x3FFF FFFF	Reserved
SRAM		0x2000 0000 - 0x2000 4FFF	SRAM
		0x1FFF F80F - 0x1FFF FFFF	Reserved
		0x1FFF F800 - 0x1FFF F80E	Option bytes
Code		0x1FFF EC00 - 0x1FFF F7FF	System memory
Code		0x0801 FFFF - 0x1FFF EBFF	Reserved
		0x0800 0000 - 0x0801 FFFE	Main Flash memory
		0x0000 0000 - 0x07FF FFFF	Aliased to Flash or system memory



#### 2.5. Clock tree

Figure 2-6. GD32F150xx clock tree



#### Legend:

HXTAL: High speed crystal oscillator LXTAL: Low speed crystal oscillator IRC8M: Internal 8M RC oscillators IRC40K: Internal 40K RC oscillator



### 2.6. Pin definitions

### 2.6.1. GD32F150Rx LQFP64 pin definitions

Table 2-3. GD32F150Rx LQFP64 pin definitions

				pin dennitions
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
V <sub>BAT</sub>	1	Р		Default: V <sub>BAT</sub>
PC13-TAM PER-RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1
PC14-OSC 32IN	3	I/O		Default: PC14 Additional: OSC32IN
PC15- OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT
PF0-OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN
PF1-OSCO UT	6	I/O	5VT	Default: PF1 Additional: OSCOUT
NRST	7	I/O		Default: NRST
PC0	8	I/O		Default: PC0 Alternate: EVENTOUT Additional: ADC_IN10
PC1	9	I/O		Default: PC1 Alternate: EVENTOUT Additional: ADC_IN11
PC2	10	I/O		Default: PC2 Alternate: EVENTOUT Additional: ADC_IN12
PC3	11	I/O		Default: PC3 Alternate: EVENTOUT Additional: ADC_IN13
Vssa	12	Р		Default: Vssa
$V_{DDA}$	13	Р		Default: V <sub>DDA</sub>
PA0-WKUP	14	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,CMP0_OUT, TSI_G0_IO0, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0
PA1	15	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA <sup>(5)</sup> , EVENTOUT



				ODJZI TJUXX Dalasiice
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Additional: ADC_IN1, CMP0_IP
PA2	16	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6
PA3	17	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3,CMP1_IP
PF4	18	I/O	5VT	Default: PF4 Alternate: SPI1_NSS <sup>(5)</sup> , EVENTOUT
PF5	19	I/O	5VT	Default: PF5 Alternate: EVENTOUT
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT
PA5	21	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5
PA6	22	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6
PA7	23	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7
PC4	24	I/O		Default: PC4 Alternate: EVENTOUT Additional: ADC_IN14
PC5	25	I/O		Default: PC5 Alternate: TSI_G2_IO0 Additional: ADC_IN15
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX, EVENTOUT Additional: ADC_IN8



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9
PB2	28	I/O	5VT	Default: PB2 Alternate: TSI_G2_IO3
PB10	29	I/O	5VT	Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , CEC, TIMER1_CH2, TSITG
PB11	30	I/O	5VT	Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, TSI_G5_IO0, EVENTOUT
Vss	31	Р		Default: V <sub>SS</sub>
$V_{DD}$	32	Р		Default: V <sub>DD</sub>
PB12	33	I/O	5VT	Default: PB12 Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN, TSI_G5_IO1, I2C1_SMBA <sup>(5)</sup> , EVENTOUT
PB13	34	I/O	5VT	Default: PB13 Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON, TSI_G5_IO2
PB14	35	I/O	5VT	Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3
PB15	36	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1 Additional: RTC_REFIN
PC6	37	I/O	5VT	Default: PC6 Alternate: TIMER2_CH0
PC7	38	I/O	5VT	Default: PC7 Alternate: TIMER2_CH1
PC8	39	I/O	5VT	Default: PC8 Alternate: TIMER2_CH2
PC9	40	I/O	5VT	Default: PC9 Alternate: TIMER2_CH3
PA8	41	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX, EVENTOUT
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL
PA10	43	I/O	5VT	Default: PA10



				ODOZI TOOXX Datastice
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description
				Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,
				TSI_G3_IO1, I2C0_SDA
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP
PA13	46	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>
PF6	47	I/O	5VT	Default: I2C1_SCL <sup>(5)</sup>
PF7	48	I/O	5VT	Default: I2C1_SDA <sup>(5)</sup>
PA14	49	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>
PA15	50	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT
PC10	51	I/O	5VT	Default: PC10
PC11	52	I/O	5VT	Default: PC11
PC12	53	I/O	5VT	Default: PC12
PD2	54	I/O	5VT	Default: PD2 Alternate: TIMER2_ETI
PB3	55	I/O	5VT	Default: PB3 Alternate: SPI0_SCK,I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT
PB4	56	I/O	5VT	Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT
PB5	57	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1
PB6	58	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2
PB7	59	I/O	5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,TSI_G4_IO3



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
воото	60	I		Default: BOOT0			
PB8	61	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG			
PB9	62	I/O	5VT	Default: PB9 Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0, EVENTOUT			
Vss	63	Р		Default: Vss			
V <sub>DD</sub>	64	Р		Default: V <sub>DD</sub>			

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150R4 devices only.
- (4) Functions are available on GD32F150R8/6 devices.
- (5) Functions are available on GD32F150R8 devices.



# 2.6.2. GD32F150Cx LQFP48 pin definitions

Table 2-4. GD32F150Cx LQFP48 pin definitions

Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
V <sub>BAT</sub>	1	Р		Default: V <sub>BAT</sub>			
PC13-TAMP ER-RTC	2	I/O		Default: PC13 Additional: RTC_TAMP0, RTC_TS, RTC_OUT, WKUP1			
PC14-OSC3 2IN	3	I/O		Default: PC14 Additional: OSC32IN			
PC15- OSC32OUT	4	I/O		Default: PC15 Additional: OSC32OUT			
PF0-OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN			
PF1-OSCOU T	6	I/O	5VT	Default: PF1 Additional: OSCOUT			
NRST	7	I/O		Default: NRST			
V <sub>SSA</sub>	8	Р		Default: V <sub>SSA</sub>			
V <sub>DDA</sub>	9	Р		Default: V <sub>DDA</sub>			
PA0-WKUP	10	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,CMP0_OUT, TSI_G0_IO0, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0			
PA1	11	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1, CMP0_IP			
PA2	12	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6			
PA3	13	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3,CMP1_IP			
PA4	14	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT			
PA5	15	I/O		Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0,			



				OBOZI 10078 Bataonio			
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5			
PA6	16	I/O		Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6			
PA7	17	I/O		Default: PA7 Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7			
PB0	18	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8			
PB1	19	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9			
PB2	20	I/O	5VT	Default: PB2 Alternate: TSI_G2_IO3			
PB10	21	I/O	5VT	Default: PB10 Alternate: I2C1_SCL <sup>(5)</sup> , CEC, TIMER1_CH2, TSITG			
PB11	22	I/O	5VT	Default: PB11 Alternate: I2C1_SDA <sup>(5)</sup> , TIMER1_CH3, TSI_G5_IO0, EVENTOUT			
$V_{SS}$	23	Р		Default: Vss			
$V_{DD}$	24	Р		Default: V <sub>DD</sub>			
PB12	25	I/O	5VT	Default: PB12 Alternate: SPI0_NSS <sup>(3)</sup> , SPI1_NSS <sup>(5)</sup> , TIMER0_BRKIN, TSI_G5_IO1, I2C1_SMBA <sup>(5)</sup> , EVENTOUT			
PB13	PB13 26 I/O 5VT		5VT	Default: PB13 Alternate: SPI0_SCK <sup>(3)</sup> , SPI1_SCK <sup>(5)</sup> , TIMER0_CH0_ON, TSI_G5_IO2			
PB14	27	I/O	5VT	Default: PB14 Alternate: SPI0_MISO <sup>(3)</sup> , SPI1_MISO <sup>(5)</sup> , TIMER0_CH1_ON, TIMER14_CH0, TSI_G5_IO3			
PB15	28	I/O	5VT	Default: PB15 Alternate: SPI0_MOSI <sup>(3)</sup> , SPI1_MOSI <sup>(5)</sup> , TIMER0_CH2_ON, TIMER14_CH0_ON, TIMER14_CH1			



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description			
				Additional: RTC_REFIN			
PA8	29	I/O	5VT	Default: PA8 Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX <sup>(4)</sup> , EVENTOUT			
PA9	30	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN, TSI_G3_IO0, I2C0_SCL			
PA10	31	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA			
PA11	32	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM			
PA12	33	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP			
PA13	34	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>			
PF6	35	I/O	5VT	Default: I2C1_SCL <sup>(5)</sup>			
PF7	36	I/O	5VT	Default: I2C1_SDA <sup>(5)</sup>			
PA14	37	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>			
PA15	38	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT			
PB3	39	I/O	5VT	Default: PB3 Alternate: SPI0_SCK,I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT			
PB4	40	I/O	5VT	Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT			
PB5	41	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1			
PB6	42	I/O	5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2			



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description					
				Default: PB7					
PB7	43	I/O	5VT	Alternate: I2C0_SDA, USART0_RX,					
				TIMER16_CH0_ON,TSI_G4_IO3					
ВООТ0	44	I		Default: BOOT0					
PB8	45	I/O	5VT	Default: PB8					
ГВО	40	1/0	371	Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG					
		I/O		Default: PB9					
PB9	46		5VT	Alternate: I2C0_SDA, IFRP_OUT, TIMER16_CH0,					
				EVENTOUT					
Vss	47	Р		Default: Vss					
$V_{DD}$	48	Р		Default: V <sub>DD</sub>					

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150C4 devices only.
- (4) Functions are available on GD32F150C8/6 devices.
- (5) Functions are available on GD32F150C8 devices.

22



# 2.6.3. GD32F150Kx QFN32 pin definitions

Table 2-5. GD32F150Kx QFN32 pin definitions

				pin definitions				
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
V <sub>DD</sub>	1	Р		Default: V <sub>DD</sub>				
PF0-OSCIN	2	I/O	5VT	Default: PF0 Additional: OSCIN				
PF1-OSCOU T	3	I/O	5VT	Default: PF1 Additional: OSCOUT				
NRST	4	I/O		Default: NRST				
V <sub>DDA</sub>	5	Р		Default: V <sub>DDA</sub>				
PA0-WKUP	6	I/O		Default: PA0 Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,CMP0_OUT, TSI_G0_IO0, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0				
PA1	7	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1, CMP0_IP				
PA2	8	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6				
PA3	9	I/O		Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3,CMP1_IP				
PA4	10	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT				
PA5	TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5 Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_C			Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1				
PA6			Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6					
PA7 13 I/O Default: PA7								



				ODOZI TOOXX Datastice				
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1,				
				TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0,				
				CMP1_OUT, TSI_G1_IO3, EVENTOUT				
				Additional: ADC_IN7				
				Default: PB0				
PB0	14	I/O		Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX <sup>(4)</sup> , EVENTOUT				
				Additional: ADC_IN8				
PB1	15	I/O		Default: PB1  Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9				
				Default: PB2				
PB2	16	I/O	5VT	Alternate: TSI_G2_IO3				
$V_{DD}$	17	Р		Default: V <sub>DD</sub>				
				Default: PA8				
PA8	8   18   I/O   5 <sup>1</sup>		5VT	Alternate: USART0_CK, TIMER0_CH0, MCO, USART1_TX				
	19	I/O	5VT	Default: PA9				
PA9				Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN,				
				TSI_G3_IO0, I2C0_SCL				
		I/O	5VT	Default: PA10				
PA10	20			Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN,				
				TSI_G3_IO1, I2C0_SDA				
				Default: PA11				
DA44	04	1/0		Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT,				
PA11	21	I/O	5VT	TSI_G3_IO2, EVENTOUT				
				Additional: USBDM				
				Default: PA12				
DA42	22	1/0	E\/T	Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT,				
PA12	22	I/O	5VT	TSI_G3_IO3, EVENTOUT				
				Additional: USBDP				
PA13	23	3 I/O 5VT		Default: PA13				
FAIS	23	1/0	371	Alternate: IFRP_OUT, SWDIO, SPI1_MISO(5)				
				Default: PA14				
PA14	24	I/O	5VT	Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK,				
				SPI1_MOSI <sup>(5)</sup>				
				Default: PA15				
PA15	25	I/O	5VT	Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> ,				
170		"		USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> ,				
				EVENTOUT				



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description					
PB3	26	I/O	5VT	Default: PB3 Alternate: SPI0_SCK,I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT					
PB4	27	I/O	5VT	Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0, TSI_G4_IO1, EVENTOUT					
PB5	28	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1					
PB6	PB6 29 I/O 5VT PB7 30 I/O 5VT		5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2					
PB7			5VT	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,TSI_G4_IO3					
воото	31	I		Default: BOOT0					
PB8	32	I/O	5VT	Default: PB8 Alternate: I2C0_SCL, CEC, TIMER15_CH0, TSITG					

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150K4 devices only.
- (4) Functions are available on GD32F150K8/6 devices.
- (5) Functions are available on GD32F150K8 devices.

25



### 2.6.4. GD32F150Gx QFN28 pin definitions

Table 2-6. GD32F150Gx QFN28 pin definitions

Table 2-6. GD32F150GX QFN28				pin deminions				
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
воото	60	I		Default: BOOT0				
PF0-OSCIN	5	I/O	5VT	Default: PF0 Additional: OSCIN				
PF1-OSCOU T	6	I/O	5VT	Default: PF1 Additional: OSCOUT				
NRST	7	I/O		Default: NRST				
V <sub>DDA</sub>	13	Р		Default: VDDA				
VBBA		'		Default: PA0				
PA0-WKUP	14	I/O		Alternate: USART0_CTS <sup>(3)</sup> , USART1_CTS <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI,CMP0_OUT, TSI_G0_IO0, I2C1_SCL <sup>(5)</sup> Additional: ADC_IN0, CMP0_IM6, RTC_TAMP1, WKUP0				
PA1	15	I/O		Default: PA1 Alternate: USART0_RTS <sup>(3)</sup> , USART1_RTS <sup>(4)</sup> , TIMER1_CH1, TSI_G0_IO1, I2C1_SDA <sup>(5)</sup> , EVENTOUT Additional: ADC_IN1, CMP0_IP				
PA2	16	I/O		Default: PA2 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , TIMER1_CH2, TIMER14_CH0, CMP1_OUT, TSI_G0_IO2 Additional: ADC_IN2, CMP1_IM6				
PA3	A3 17 I/O			Default: PA3 Alternate: USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH3, TIMER14_CH1, TSI_G0_IO3 Additional: ADC_IN3,CMP1_IP				
PA4	20	I/O		Default: PA4 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER13_CH0, TSI_G1_IO0, SPI1_NSS <sup>(5)</sup> Additional: ADC_IN4, CMP0_IM4, CMP1_IM4, DAC0_OUT				
PA5	PA5 21 I/O			Default: PA5 Alternate: SPI0_SCK, I2S0_CK, CEC, TIMER1_CH0, TIMER1_ETI, TSI_G1_IO1 Additional: ADC_IN5, CMP0_IM5, CMP1_IM5				
Default: PA6 Alternate: SPI0_MISO, I2S0_MCK, TIMER2_		Alternate: SPI0_MISO, I2S0_MCK, TIMER2_CH0, TIMER0_BRKIN, TIMER15_CH0, CMP0_OUT, TSI_G1_IO2, EVENTOUT Additional: ADC_IN6						
PA7 23 I/O Default: PA7								



			<u> </u>							
Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description						
				Alternate: SPI0_MOSI, I2S0_SD, TIMER2_CH1, TIMER13_CH0, TIMER0_CH0_ON, TIMER16_CH0, CMP1_OUT, TSI_G1_IO3, EVENTOUT Additional: ADC_IN7						
PB0	26	I/O		Default: PB0 Alternate: TIMER2_CH2, TIMER0_CH1_ON, TSI_G2_IO1, USART1_RX <sup>(4)</sup> , EVENTOUT Additional: ADC_IN8						
PB1	27	I/O		Default: PB1 Alternate: TIMER2_CH3, TIMER13_CH0, TIMER0_CH2_ON, TSI_G2_IO2, SPI1_SCK <sup>(5)</sup> Additional: ADC_IN9						
V <sub>DD</sub>	32	Р		Default: V <sub>DD</sub>						
PA9	42	I/O	5VT	Default: PA9 Alternate: USART0_TX, TIMER0_CH1, TIMER14_BRKIN TSI_G3_IO0, I2C0_SCL						
PA10	43	I/O	5VT	Default: PA10 Alternate: USART0_RX, TIMER0_CH2, TIMER16_BRKIN, TSI_G3_IO1, I2C0_SDA						
PA11	44	I/O	5VT	Default: PA11 Alternate: USART0_CTS, TIMER0_CH3, CMP0_OUT, TSI_G3_IO2, EVENTOUT Additional: USBDM						
PA12	45	I/O	5VT	Default: PA12 Alternate: USART0_RTS, TIMER0_ETI, CMP1_OUT, TSI_G3_IO3, EVENTOUT Additional: USBDP						
PA13	46	I/O	5VT	Default: PA13 Alternate: IFRP_OUT, SWDIO, SPI1_MISO <sup>(5)</sup>						
PA14	49	I/O	5VT	Default: PA14 Alternate: USART0_TX <sup>(3)</sup> , USART1_TX <sup>(4)</sup> , SWCLK, SPI1_MOSI <sup>(5)</sup>						
PA15	50	I/O	5VT	Default: PA15 Alternate: SPI0_NSS, I2S0_WS, USART0_RX <sup>(3)</sup> , USART1_RX <sup>(4)</sup> , TIMER1_CH0, TIMER1_ETI, SPI1_NSS <sup>(5)</sup> , EVENTOUT						
PB3	55	I/O	5VT	Default: PB3 Alternate: SPI0_SCK,I2S0_CK, TIMER1_CH1, TSI_G4_IO0, EVENTOUT						
PB4	56	I/O	5VT	Default: PB4 Alternate: SPI0_MISO,I2S0_MCK, TIMER2_CH0,						



Pin Name	Pins	Pin Type <sup>(1)</sup>	I/O Level <sup>(2)</sup>	Functions description				
				ΓSI_G4_IO1, EVENTOUT				
PB5	57	I/O	5VT	Default: PB5 Alternate: SPI0_MOSI,I2S0_SD, I2C0_SMBA, TIMER15_BRKIN, TIMER2_CH1				
PB6	PB6 58 I/O 5VT		5VT	Default: PB6 Alternate: I2C0_SCL, USART0_TX, TIMER15_CH0_ON, TSI_G4_IO2				
PB7	59	I/O	Default: PB7 Alternate: I2C0_SDA, USART0_RX, TIMER16_CH0_ON,TSI_G4_IO3					

#### Notes:

- (1) Type: I = input, O = output, P = power.
- (2) I/O Level: 5VT = 5 V tolerant.
- (3) Functions are available on GD32F150G4 devices only.
- (4) Functions are available on GD32F150G8/6 devices.
- (5) Functions are available on GD32F150G8 devices.

28



### 2.6.5. GD32F150xx pin alternate functions

Table 2-7. Port A alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
PA0		USARTO_CT S <sup>(1)</sup> USART1_CT S <sup>(2)</sup>	CH0,	TSI_G0_ IO0	I2C1_SCL <sup>(3)</sup>			CMP0_OUT
PA1	EVENTO UT	USARTO_RT S(1) USART1_RT S(2)	TIMER1_ CH1	TSI_G0_ IO1	I2C1_SDA <sup>(3)</sup>			
PA2	TIMER14 _CH0	USARTO_TX(  1)  USART1_TX(  2)		TSI_G0_ IO2				CMP1_OUT
PA3	TIMER14 _CH1	USARTO_RX(  1)  USART1_RX(  2)	TIMER1_ CH3	TSI_G0_ IO3				
PA4	SPI0_NS S/ I2S0_WS	USARTO_CK(  1)  USART1_CK(  2)		TSI_G1_ IO0	TIMER13_C H0		SPI1_N SS <sup>(3)</sup>	
PA5	SPI0_SC K/ I2S0_CK	CEC	TIMER1_ CH0, TIMER1_ ETI	TSI_G1_ IO1				
PA6	SPI0_MIS O/ I2S0_MC K	TIMER2_CH 0	TIMER0_ BRKIN	TSI_G1_ IO2		TIMER1 5_CH0	EVENT OUT	CMP0_OUT
PA7	SPI0_MO SI/ I2S0_SD	TIMER2_CH	TIMER0_ CH0_ON	TSI_G1_ IO3	TIMER13_C H0	TIMER1 6_CH0	EVENT OUT	CMP1_OUT
PA8	MCO	USART0_CK	TIMER0_ CH0	EVENTO UT	USART1_TX			
PA9	TIMER14 _BRKIN	USART0_TX	TIMER0_ CH1	TSI_G3_ IO1	I2C0_SCL			
PA10	TIMER16 _BRKIN	USART0_RX	TIMER0_ CH2	TSI_G3_ IO1	I2C0_SDA			
PA11	EVENTO	USART0_CT	TIMER0_	TSI_G3_				CMP0_OUT



### GD32F150xx Datasheet

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6	AF7
	UT	S	СНЗ	IO2				
PA12	EVENTO UT	USART0_RT	TIMER0_	TSI_G3_				CMP1_OUT
		S	ETI	IO3				
PA13	SWDIO	IFRP_OUT					SPI1_M	
		IFKF_OUT					ISO <sup>(3)</sup>	
PA14	SWCLK	USARTO_TX(  1)  USART1_TX(  2)					SPI1_M OSI <sup>(3)</sup>	
PA15	SPI0_NS S, I2S0_WS	USARTO_RX(  1)  USART1_RX(  2)	CH0,	EVENTO UT			SPI1_N SS <sup>(3)</sup>	

#### Notes:

- (1) Functions are available on GD32F150x4 devices only.
- (2) Functions are available on GD32F150x8/6 devices.
- (3) Functions are available on GD32F150x8 devices.



Table 2-8. Port B alternate functions summary

Pin	Pin						
Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PB0	EVENTOUT	TIMER2_CH 2	TIMER0_CH1 _ON	TSI_G2_IO1	USART1_RX		
PB1	TIMER13_C H0	TIMER2_CH	TIMER0_CH2 _ON	TSI_G2_IO2			SPI1_SC K <sup>(3)</sup>
PB2				TSI_G2_IO3			
PB3	SPI0_SCK / I2S0_CK	EVENTOUT	TIMER1_CH1	TSI_G4_IO0			
PB4	SPI0_MISO / I2S0_MCK	TIMER2_CH 0	EVENTOUT	TSI_G4_IO1			
PB5	SPI0_MOSI / I2S0_SD	TIMER2_CH 1	TIMER15_BR KIN	I2C0_SMBA			
PB6	USART0_TX	I2C0_SCL	TIMER15_CH 0_ON	TSI_G4_IO2			
PB7	USART0_RX	I2C0_SDA	TIMER16_CH 0_ON	TSI_G4_IO3			
PB8	CEC	I2C0_SCL	TIMER15_CH 0	TSITG			
PB9	IFRP_OUT	I2C0_SDA	TIMER16_CH 0	EVENTOUT			
PB10	CEC	I2C1_SCL(3)	TIMER1_CH2	TSITG			
PB11	EVENTOUT	I2C1_SDA(3)	TIMER1_CH3	TSI_G5_IO0			
PB12	SPI0_NSS <sup>(1)</sup> SPI1_NSS <sup>(3)</sup>	EVENTOUT	TIMER0_BRKI N	TSI_G5_IO1	I2C1_SMBA <sup>(</sup>		
PB13	SPI0_SCK <sup>(1)</sup> SPI1_SCK <sup>(3)</sup>		TIMER0_CH0 _ON	TSI_G5_IO2			
PB14	SPI0_MISO <sup>(1</sup> ) SPI1_MISO <sup>(3</sup> )	TIMER14_C H0	TIMER0_CH1 _ON	TSI_G5_IO3			
PB15	SPI0_MOSI <sup>(1</sup> ) SPI1_MOSI <sup>(3</sup> )		TIMER0_CH2 _ON	TIMER14_CH0_ ON			

#### Notes:

- (1) Functions are available on GD32F150x4 devices only.
- (2) Functions are available on GD32F150x8/6 devices.
- (3) Functions are available on GD32F150x8 devices.



#### Table 2-9. Port C & D & F alternate functions summary

Pin Name	AF0	AF1	AF2	AF3	AF4	AF5	AF6
PC0	EVENTOUT						
PC1	EVENTOUT						
PC2	EVENTOUT						
PC3	EVENTOUT						
PC4	EVENTOUT						
PC5	TSI_G2_IO0						
PC6	TIMER2_CH0						
PC7	TIMER2_CH1						
PC8	TIMER2_CH2						
PC9	TIMER2_CH3						
PD2	TIMER2_ETI						
PF0	OSCIN						
PF1	OSCOUT						
PF4	SPI1_NSS,						
	EVENTOUT						
PF5	EVENTOUT						



### 3. Functional description

#### 3.1. ARM® Cortex®-M3 core

The Cortex®-M3 processor is the latest generation of ARM® processors for embedded systems. It has been developed to provide a low-cost platform that meets the needs of MCU implementation, with a reduced pin count and low-power consumption, while delivering outstanding computational performance and an advanced system response to interrupts.

- 32-bit ARM® Cortex®-M3 processor core
- Up to 72 MHz operation frequency
- Single-cycle multiplication and hardware divider
- Integrated Nested Vectored Interrupt Controller (NVIC)
- 24-bit SysTick timer

The Cortex®-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by Cortex®-M3:

- Internal Bus Matrix connected with ICode bus, DCode bus, system bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
- Nested Vectored Interrupt Controller (NVIC)
- Flash Patch and Breakpoint (FPB)
- Data Watchpoint and Trace (DWT)
- Instrument Trace Macrocell (ITM)
- Serial Wire JTAG Debug Port (SWJ-DP)
- Trace Port Interface Unit (TPIU)

### 3.2. On-chip memory

- Up to 64 Kbytes of Flash memory
- Up to 8 Kbytes of SRAM with hardware parity checking

The ARM® Cortex®-M3 processor is structured in Harvard architecture which can use separate buses to fetch instructions and load/store data. 64 Kbytes of inner Flash and 8 Kbytes of inner SRAM at most is available for storing programs and data, both accessed (R/W) at CPU clock speed with zero wait states. The <u>Table 2-2. GD32F150xx memory map</u> shows the memory map of the GD32F150xx series of devices, including code, SRAM, peripheral, and other pre-defined regions.

### 3.3. Clock, reset and supply management

- Internal 8 MHz factory-trimmed RC and external 4 to 32 MHz crystal oscillator
- Internal 40 KHz RC calibrated oscillator and external 32.768 KHz crystal oscillator



- Integrated system clock PLL
- 2.6 to 3.6 V application supply and I/Os
- Supply Supervisor: POR (Power On Reset), PDR (Power Down Reset), and low voltage detector (LVD)

The Clock Control Unit (CCU) provides a range of oscillator and clock functions. These include speed internal RC oscillator and external crystal oscillator, high speed and low speed two types. Several prescalers allow the frequency configuration of the AHB and two APB domains. The maximum frequency of the AHB and two APB domains is 72 MHz. See <u>Figure</u> 2-6. GD32F150xx clock tree for details on the clock tree.

The Reset Control Unit (RCU) controls three kinds of reset: system reset resets the processor core and peripheral IP components. Power-on reset (POR) and power-down reset (PDR) are always active, and ensures proper operation starting from 2.6 V and down to 1.8V. The device remains in reset mode when V<sub>DD</sub> is below a specified threshold. The embedded low voltage detector (LVD) monitors the power supply, compares it to the voltage threshold and generates an interrupt as a warning message for leading the MCU into security.

#### Power supply schemes:

- V<sub>DD</sub> range: 2.6 to 3.6 V, external power supply for I/Os and the internal regulator. Provided externally through V<sub>DD</sub> pins.
- V<sub>SSA</sub>, V<sub>DDA</sub> range: 2.6 to 3.6 V, external analog power supplies for ADC, reset blocks, RCs and PLL. V<sub>DDA</sub> and V<sub>SSA</sub> must be connected to V<sub>DD</sub> and V<sub>SS</sub>, respectively.
- V<sub>BAT</sub> range: 1.8 to 3.6 V, power supply for RTC, external clock 32 kHz oscillator and backup registers (through power switch) when V<sub>DD</sub> is not present.

#### 3.4. Boot modes

At startup, boot pins are used to select one of three boot options:

- Boot from main Flash memory (default)
- Boot from system memory
- Boot from on-chip SRAM

In default condition, boot from main Flash memory is selected. The boot loader is located in the internal boot ROM memory (system memory). It is used to reprogram the Flash memory by using USART0 (PA9 and PA10) or USART1 (PA2 and PA3,PA14 and PA15) in device mode.

### 3.5. Power saving modes

The MCU supports three kinds of power saving modes to achieve even lower power consumption. They are sleep mode, deep-sleep mode, and standby mode. These operating modes reduce the power consumption and allow the application to achieve the best balance between the CPU operating time, speed and power consumption.



#### Sleep mode

In sleep mode, only the clock of CPU core is off. All peripherals continue to operate and any interrupt/event can wake up the system.

#### ■ Deep-sleep mode

In deep-sleep mode, all clocks in the 1.2V domain are off, and all of the high speed crystal oscillator (IRC8M, HXTAL) and PLL are disabled. Only the contents of SRAM and registers are retained. Any interrupt or wakeup event from EXTI lines can wake up the system from the deep-sleep mode including the 16 external lines, the RTC alarm, the LVD output, and USB wakeup. When exiting the deep-sleep mode, the IRC8M is selected as the system clock.

#### ■ Standby mode

In standby mode, the whole 1.2V domain is power off, the LDO is shut down, and all of IRC8M, HXTAL and PLL are disabled. The contents of SRAM and registers (except Backup registers) are lost. There are four wakeup sources for the standby mode, including the external reset from NRST pin, the RTC alarm, the FWDGT reset, and the rising edge on WKUP pin.

#### 3.6. Analog to digital converter (ADC)

- 12-bit SAR ADC's conversion rate is up to 1 MSPS.
- Conversion range: V<sub>SSA</sub> to V<sub>DDA</sub> (2.6 to 3.6 V)
- Temperature sensor

One 12-bit 1 MSPS multi-channel ADCs are integrated in the device. It is a total of up to 16 multiplexed external channels, 1 channel for internal temperature sensor (V<sub>SENSE</sub>), 1 channel for internal reference voltage (V<sub>REFINT</sub>) and 1 channel for battery voltage (V<sub>BAT</sub>). The input voltage range is between V<sub>SSA</sub> and V<sub>DDA</sub>. An analog watchdog block can be used to detect the channels, which are required to remain within a specific threshold window. A configurable channel management block of analog inputs also can be used to perform conversions in single, continuous, scan or discontinuous mode to support more advanced use.

The ADC can be triggered from the events generated by the general timers (TIMERx, x=1,2,14) and the advanced timers (TIMER0) with internal connection. The temperature sensor can be used to generate a voltage that varies linearly with temperature. It is internally connected to the ADC\_IN16 input channel which is used to convert the sensor output voltage into a digital value. Each device is factory-calibrated to improve the accuracy and the calibration data are stored in the system memory area.

### 3.7. Digital to analog converter (DAC)

- 12-bit DAC converter of independent output channel
- 8-bit or 12-bit mode in conjunction with the DMA controller

The 12-bit buffered DAC channel is used to generate variable analog outputs. The DAC is



designed with integrated resistor strings structure. The DAC channels can be triggered by the timer update outputs or EXTI with DMA support. The maximum output value of the DAC is  $V_{REF+}$ .

#### 3.8. DMA

- 7 channel DMA controller
- Peripherals supported: Timers, ADC, SPIs, I<sup>2</sup>Cs, USARTs, DAC and I<sup>2</sup>S

The flexible general-purpose DMA controllers provide a hardware method of transferring data between peripherals and/or memory without intervention from the CPU, thereby freeing up bandwidth for other system functions. Three types of access method are supported: peripheral to memory, memory to peripheral, memory to memory

Each channel is connected to fixed hardware DMA requests. The priorities of DMA channel requests are determined by software configuration and hardware channel number. Transfer size of source and destination are independent and configurable.

#### 3.9. General-purpose inputs/outputs (GPIOs)

- Up to 55 fast GPIOs, all mappable on 16 external interrupt vectors (EXTI)
- Analog input/output configurable
- Alternate function input/output configurable

There are up to 55 general purpose I/O pins (GPIO) in GD32F150xx, named PA0 ~ PA15 and PB0 ~ PB15, PC0 ~ PC15, PD2, PF0, PF1, PF4-PF7 to implement logic input/output functions. Each of the GPIO ports has related control and configuration registers to satisfy the requirements of specific applications. The external interrupts on the GPIO pins of the device have related control and configuration registers in the External Interrupt Control Unit (EXTI). The GPIO ports are pin-shared with other alternative functions (AFs) to obtain maximum flexibility on the package pins. Each of the GPIO pins can be configured by software as output (push-pull or open-drain), as input (with or without pull-up or pull-down) or as peripheral alternate function. Most of the GPIO pins are shared with digital or analog alternate functions. All GPIOs are high-current capable except for analog inputs.

## 3.10. Timers and PWM generation

- One 16-bit advanced-control timer (TIMER0), one 32-bit general-purpose timer (TIMER1), five 16-bit general-purpose timers (TIMER2, TIMER13 ~ TIMER16), and one 16-bit basic timer (TIMER5)
- Up to 4 independent channels of PWM, output compare or input capture for each general-purpose timer (GPTM) and external trigger input
- 16-bit, motor control PWM advanced-control timer with programmable dead-time



generation for output match

- Encoder interface controller with two inputs using quadrature decoder
- 24-bit SysTick timer down counter
- 2 watchdog timers (free watchdog timer and window watchdog timer)

The advanced-control timer (TIMER0) can be used as a three-phase PWM multiplexed on 6 channels. It has complementary PWM outputs with programmable dead-time generation. It can also be used as a complete general-purpose timer. The 4 independent channels can be used for input capture, output compare, PWM generation (edge-aligned or center-aligned mode) and single pulse mode output. If configured as a general-purpose 16-bit timer, it has the same functions as the TIMERx timer. It can be synchronized with external signals or to interconnect with other GPTMs together which have the same architecture and features.

The general-purpose timer (GPTM) can be used for a variety of purposes including general time, input signal pulse width measurement or output waveform generation such as a single pulse generation or PWM output, up to 4 independent channels for input capture/output compare. TIMER1 is based on a 32-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER2 is based on a 16-bit auto-reload up/downcounter and a 16-bit prescaler. TIMER13 ~ TIMER16 is based on a 16-bit auto-reload upcounter and a 16-bit prescaler. The GPTM also supports an encoder interface with two inputs using quadrature decoder.

The basic timer, known as TIMER5, is mainly used for DAC trigger generation. They can also be used as a simple 16-bit time base.

The GD32F150xx have two watchdog peripherals, free watchdog and window watchdog. They offer a combination of high safety level, flexibility of use and timing accuracy.

The free watchdog timer includes a 12-bit down-counting counter and a 8-bit prescaler, It is clocked from an independent 40 kHz internal RC and as it operates independently of the main clock, it can operate in deep-sleep and standby modes. It can be used either as a watchdog to reset the device when a problem occurs, or as a free-running timer for application timeout management.

The window watchdog is based on a 7-bit down counter that can be set as free-running. It can be used as a watchdog to reset the device when a problem occurs. It is clocked from the main clock. It has an early wake up interrupt capability and the counter can be frozen in debug mode.

The SysTick timer is dedicated for OS, but could also be used as a standard down counter. It features:

- A 24-bit down counter
- Auto reload capability
- Maskable system interrupt generation when the counter reaches 0
- Programmable clock source



#### 3.11. Real time clock (RTC)

- Independent binary-coded decimal (BCD) format timer/counter with five 32-bit backup registers.
- Calendar with subsecond, seconds, minutes, hours, week day, date, year and month automatically correction
- Alarm function with wake up from deep-sleep and standby mode capability
- On-the-fly correction for synchronization with master clock. Digital calibration with 1 ppm resolution for compensation of quartz crystal inaccuracy.

The real time clock is an Independent timer which provides a set of continuously running counters in backup registers to provide a real calendar function, and provides an alarm interrupt or an expected interrupt. It is not reset by a system or power reset, or when the device wakes up from standby mode. In the RTC unit, there are two prescalers used for implementing the calendar and other functions. One prescaler is a 7-bit asynchronous prescaler and the other is a 15-bit synchronous prescaler.

#### 3.12. Inter-integrated circuit (I2C)

- Up to two I2C bus interfaces can support both master and slave mode with a frequency up to 400 kHz
- Provide arbitration function, optional PEC (packet error checking) generation and checking
- Supports 7-bit and 10-bit addressing mode and general call addressing mode

The I2C interface is an internal circuit allowing communication with an external I2C interface which is an industry standard two line serial interface used for connection to external hardware. These two serial lines are known as a serial data line (SDA) and a serial clock line (SCL). The I2C module provides transfer rate of up to 100 KHz in standard mode and up to 400 KHz in fast mode. The I2C module also has an arbitration detect function to prevent the situation where more than one master attempts to transmit data to the I2C bus at the same time. A CRC-8 calculator is also provided in I2C interface to perform packet error checking for I2C data.

## 3.13. Serial peripheral interface (SPI)

- Up to two SPI interfaces with a frequency of up to 18 MHz
- Support both master and slave mode
- Hardware CRC calculation and transmit automatic CRC error checking

The SPI interface uses 4 pins, among which are the serial data input and output lines (MISO & MOSI), the clock line (SCK) and the slave select line (NSS). Both SPIs can be served by the DMA controller. The SPI interface may be used for a variety of purposes, including



simplex synchronous transfers on two lines with a possible bidirectional data line or reliable communication using CRC checking.

# 3.14. Universal synchronous asynchronous receiver transmitter (USART)

- Up to two USARTs with operating frequency up to 9 MHz
- Supports both asynchronous and clocked synchronous serial communication modes
- IrDA SIR encoder and decoder support
- LIN break generation and detection
- ISO 7816-3 compliant smart card interface

The USART (USART0, USART1) are used to translate data between parallel and serial interfaces, provides a flexible full duplex data exchange using synchronous or asynchronous transfer. It is also commonly used for RS-232 standard communication. The USART includes a programmable baud rate generator which is capable of dividing the system clock to produce a dedicated clock for the USART transmitter and receiver. The USART also supports DMA function for high speed data communication.

#### 3.15. Inter-IC sound (I2S)

- One I2S bus Interfaces with sampling frequency from 8 kHz to 192 kHz, multiplexed with SPI1
- Support either master or slave mode

The Inter-IC sound (I2S) bus provides a standard communication interface for digital audio applications by 3-wire serial lines. GD32F150xx contain an I2S-bus interface that can be operated with 16/32 bit resolution in master or slave mode, pin multiplexed with SPI1. The audio sampling frequency from 8 kHz to 192 kHz is supported with less than 0.5% accuracy error.

#### 3.16. **HDMI CEC**

■ Hardware support Consumer Electronics Control (CEC) protocol (HDMI standard rev1.4)

The CEC protocol provides high-level control functions between the audiovisual products linked with HDMI cables. GD32F150xx contain a HDMI-CEC controller which has an Independent clock domain and can wake up the MCU from deep-sleep mode on data reception.



#### 3.17. Universal serial bus full-speed (USBD)

- One full-speed USB Interface with frequency up to 12 Mbit/s
- Internal main PLL for USB CLK compliantly

The Universal Serial Bus (USB) is a 4-wire bus that supports communication between one or more devices. Full-speed peripheral is compliant with the USB 2.0 specification. The device controller enables 12 Mbit/s data exchange with a USB Host controller. Transaction formatting is performed by the hardware, including CRC generation and checking. The status of a completed USB transfer or error condition is indicated by status registers. An interrupt is also generated if enabled. The dedicated 48 MHz clock is generated from the internal main PLL (the clock source must use a HXTAL crystal oscillator) and the operating frequency divided from APB1 should be 12 MHz above.

#### 3.18. Touch sensing interface (TSI)

- Supports up to 18 external electrodes by the sensing channels distributed over 6 analog
   I/O groups
- Programmable charging frequency and I/O pins
- Capability to wake up the MCU from power saving modes

Capacitive sensing technology can be used for the detection of a finger (or any conductive object) presence near an electrode. The capacitive variation of the electrode introduced by the finger can be measured by charging and detecting the voltage across the sampling capacitor. GD32F150xx contain a hardware touch sensing interface (TSI) and only requires few external components to operate. The sensing channels are distributed over 6 analog I/O groups including: Group1 (PA0 ~ PA3), Group2 (PA4 ~ PA7), Group3 (PC5, PB0 ~ PB2), Group4 (PA9 ~ PA12), Group5 (PB3, PB4, PB6, PA7) and Group6 (PB11 ~ PB14),

## 3.19. Comparators (CMP)

- Two fast rail-to-rail low-power comparators with software configurable
- Programmable reference voltage (internal, external I/O or DAC output pin)

Two Comparators (CMP) are implemented within the devices. Both comparators can wake up from deep-sleep mode to generate interrupts and breaks for the timers and also can be combined as a window comparator. The internal voltage reference is also connected to ADC\_IN17 input channel of the ADC.

#### 3.20. Debug mode

■ Serial wire JTAG debug port (SWJ-DP)



The ARM® SWJ-DP Interface is embedded and is a combined JTAG and serial wire debug port that enables either a serial wire debug or a JTAG probe to be connected to the target.

## 3.21. Package and operation temperature

- LQFP64 (GD32F150Rx), LQFP48 (GD32F150Cx), QFN32 (GD32F150Kx) and QFN28 (GD32F150Gx)
- Operation temperature range: -40°C to +85°C (industrial level)



## 4. Electrical characteristics

## 4.1. Absolute maximum ratings

The maximum ratings are the limits to which the device can be subjected without permanently damaging the device. Note that the device is not guaranteed to operate properly at the maximum ratings. Exposure to the absolute maximum rating conditions for extended periods may affect device reliability.

Table 4-1. Absolute maximum ratings

Symbol	Parameter	Min	Max	Unit
$V_{DD}$	External voltage range	Vss - 0.3	Vss + 3.6	V
$V_{DDA}$	External analog supply voltage	V <sub>SSA</sub> - 0.3	V <sub>SSA</sub> + 3.6	V
V <sub>BAT</sub>	External battery supply voltage	V <sub>SS</sub> - 0.3	V <sub>SS</sub> + 3.6	V
Vin	Input voltage on 5V tolerant pin	V <sub>SS</sub> - 0.3	V <sub>DD</sub> + 4.0	V
VIN	Input voltage on other I/O	Vss - 0.3	4.0	V
I <sub>IO</sub>	Maximum current for GPIO pins	_	25	mA
T <sub>A</sub>	Operating temperature range	-40	+85	°C
T <sub>STG</sub>	Storage temperature range	-55	+150	°C
TJ	Maximum junction temperature	_	125	°C

#### 4.2. Recommended DC characteristics

Table 4-2. DC operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	_	2.6	3.3	3.6	V
V <sub>DDA</sub>	Analog supply voltage	Same as V <sub>DD</sub>	2.6	3.3	3.6	V
VBAT	Battery supply voltage	_	1.8	_	3.6	V



## 4.3. Power consumption

The power measurements specified in the tables represent that code with data executing from on-chip Flash with the following specifications.

Table 4-3. Power consumption characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
		V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System	_	26.10		mA
		clock=72 MHz, All peripherals enabled		20.10		
		V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock	_	17.69		mA
	Supply current	=72 MHz, All peripherals disabled		11.00		, \
	(Run mode)	V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System clock		17.81		mA
		=48 MHz, All peripherals enabled		11.01		
		V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, HXTAL=8MHz, System Clock	_	12.21		mA
		=48 MHz, All peripherals disabled				
		$V_{\text{DD}}=V_{\text{DDA}}=3.3V$ , HXTAL=8MHz, CPU clock off,	_	14.86		mA
I <sub>DD</sub>	Supply current	System clock =72 MHz, All peripherals enabled		1 1.00		
טטו	(Sleep mode)	$V_{\text{DD}}=V_{\text{DDA}}=3.3V$ , HXTAL=8MHz, CPU clock off,	_	5.19		mA
		System clock =72 MHz, All peripherals disabled		00		
		V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, Regulator in run mode,IRC40K	_	172.49		μΑ
	Supply current	on, RTC on, All GPIOs analog mode				μπ
	(Deep-Sleep	V <sub>DD</sub> =V <sub>DDA</sub> =3.3V, Regulator in low power				
	mode)	mode,IRC40K on, RTC on, All GPIOs analog	_	160.84	_	μΑ
		mode				
	Supply current	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V}$ , LXTAL off,IRC40K on, RTC on	_	7.39		μΑ
	(Standby	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V}$ , LXTAL off,IRC40K on, RTC off	_	6.93	_	μΑ
	mode)	$V_{\text{DD}} = V_{\text{DDA}} = 3.3 \text{V}$ , LXTAL off,IRC40K off, RTC off	_	5.72	_	μΑ
		V <sub>DD</sub> not available, V <sub>BAT</sub> =3.6 V, LXTAL on with		3.12		
		external crystal, RTC on, Higher driving		0.12		μΑ
		$V_{\text{DD}}$ not available, $V_{\text{BAT}}\text{=}3.3~\text{V},$ LXTAL on with		2.80		μΑ
		external crystal, RTC on, Higher driving		2.00		μΛ
		$V_{\text{DD}}$ not available, $V_{\text{BAT}}$ =2.6 V, LXTAL on with	_	2.16		μΑ
I <sub>BAT</sub>	Battery supply	external crystal, RTC on, Higher driving		2.10		μΛ
IBAI	current	$V_{\text{DD}}$ not available, $V_{\text{BAT}}\text{=}3.6~\text{V},$ LXTAL on with	_	1.40		μΑ
		external crystal, RTC on, Lower driving		1.40		μΛ
		V <sub>DD</sub> not available, V <sub>BAT</sub> =3.3 V, LXTAL on with	_	1.29	_	μΑ
		external crystal, RTC on, Lower driving		1.20		μΛ
		V <sub>DD</sub> not available, V <sub>BAT</sub> =2.6 V, LXTAL on with	_	1.10	_	μΑ
		external crystal, RTC on, Lower driving		1.10		μΛ



#### 4.4. EMC characteristics

EMS (electromagnetic susceptibility) includes ESD (Electrostatic discharge, positive and negative) and FTB (Burst of Fast Transient voltage, positive and negative) testing result is given in the <u>Table 4-4. EMS characteristics</u>, based on the EMS levels and classes compliant with IEC 61000 series standard.

Table 4-4. EMS characteristics

Symbol	Parameter	Conditions	Level/Class
Vesd	Voltage applied to all device pins to	$V_{DD} = 3.3 \text{ V}, T_A = +25 ^{\circ}\text{C}$	3B
VESD	induce a functional disturbance	conforms to IEC 61000-4-2	ЗБ
	Fast transient voltage burst applied to	V 22V T .25 %	
$V_{FTB}$	induce a functional disturbance through	$V_{DD} = 3.3 \text{ V}, T_A = +25 \text{ °C}$	4A
	100 pF on $V_{DD}$ and $V_{SS}$ pins	conforms to IEC 61000-4-4	

EMI (Electromagnetic Interference) emission testing result is given in the <u>Table 4-5. EMI</u> <u>characteristics</u>, compliant with IEC 61967-2 standard which specifies the test board and the pin loading.

Table 4-5. EMI characteristics

Symbol	Parameter	Conditions	Tested	Cone	ditions	<b>Unit</b>
			frequency band	48M	72M	
		V <sub>DD</sub> = 3.3 V,	0.1 to 2 MHz	<0	<0	
		$T_A = +25  ^{\circ}C$ ,	2 to 30 MHz	-3.7	-2.8	
S <sub>EMI</sub>	Peak level	compliant with IEC	30 to 130 MHz	-6.5	-8	dBμV
		61967-2	130 MHz to 1GHz	-7	-7	

## 4.5. Power supply supervisor characteristics

Table 4-6. Power supply supervisor characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>POR</sub>	Power on reset threshold	PDR_S=0	2.32	2.40	2.48	V
V <sub>PDR</sub>	Power down reset threshold		2.27	2.35	2.43	V
V <sub>HYST</sub>	PDR hysteresis		_	0.05		V
T <sub>RSTTEMP</sub>	Reset temporization		_	2		ms
V <sub>POR</sub>	Power on reset threshold		2.32	2.40	2.48	٧
V <sub>PDR</sub>	Power down reset threshold	DDD 9_1	1.72	1.80	1.88	٧
V <sub>HYST</sub>	PDR hysteresis	PDR_S=1	_	0.6	_	V
T <sub>RSTTEMP</sub>	Reset temporization		_	2	_	ms



## 4.6. Electrical sensitivity

The device is strained in order to determine its performance in terms of electrical sensitivity. Electrostatic discharges (ESD) are applied directly to the pins of the sample. Static latch-up (LU) test is based on the two measurement methods.

Table 4-7. ESD characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
\/	Electrostatic discharge	T <sub>A</sub> =25 °C;			5000	V
VESD(HBM)	voltage (human body model)	JESD22-A114	_	_	5000	V
	Electrostatic discharge	T <sub>A</sub> =25 °C;			500	V
V <sub>ESD(CDM)</sub>	voltage (charge device model)	JESD22-C101	_	_	500	V

Table 4-8. Static latch-up characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
	I-test	T <sub>A</sub> =25 °C; JESD78		_	±100	mA
LU	V <sub>supply</sub> over voltage	1A=25 C, JESD16	_	_	5.4	٧



## 4.7. External clock characteristics

Table 4-9. High speed crystal oscillator (HXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
f <sub>HXTAL</sub>	High speed crystal oscillator	V <sub>DD</sub> =3.3V	4	8	32	MHz
IHXTAL	(HXTAL) frequency	V DD=3.3 V	4	O	32	IVII IZ
C <sub>HXTAL</sub>	Recommended load capacitance on			20	30	nE
	OSCIN and OSCOUT		_	20	30	pF
	Recommended external feedback					
RFHXTAL	resistor between XTALIN and	_	_	200	_	ΚΩ
	XTALOUT					
D <sub>HXTAL</sub>	HXTAL oscillator duty cycle	_	48	50	52	%
IDDHXTAL	HXTAL oscillator operating current	V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C	_	1.4	_	μΑ
tsuhxtal	HXTAL oscillator startup time	V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C	_	2	_	ms

Table 4-10. Low speed crystal oscillator (LXTAL) generated from a crystal/ceramic characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
£	Low speed crystal oscillator	VDD=VBAT=3.3V		32.768	1000	KHz
flxtal	(LXTAL) frequency	VDD=VBAT=3.3V		32.700	1000	KΠZ
	Recommended load					
CLXTAL	capacitance on OSC32IN and	_	_	_	15	pF
	OSC32OUT					
D <sub>LXTAL</sub>	LXTAL oscillator duty cycle	1	48	50	52	%
	LXTAL oscillator operating	V V 0.0V		4.4		
IDDLXTAL	current	V <sub>DD</sub> =V <sub>BAT</sub> =3.3V	_	1.4	_	μΑ
tsulxtal	LXTAL oscillator startup time	V <sub>DD</sub> =V <sub>BAT</sub> =3.3V	_	3	_	s



## 4.8. Internal clock characteristics

Table 4-11. Internal 8 MHz RC oscillator (IRC8M) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
firc8M	Internal 8 MHz RC oscillator (IRC8M) frequency	V <sub>DD</sub> =3.3V		8	_	MHz
	IDCOM appillator Fraguency	V <sub>DD</sub> =3.3V, T <sub>A</sub> =-40°C ~+105°C	-2.5	_	+1.5	%
ACC <sub>IRC8M</sub>	IRC8M oscillator Frequency accuracy, Factory-trimmed	V <sub>DD</sub> =3.3V, T <sub>A</sub> =0°C ~ +85°C	-1.2	_	+1.2	%
	accuracy, Factory-trimineu	V <sub>DD</sub> =3.3V, T <sub>A</sub> =25°C	-1	_	+1	%
D <sub>IRC8M</sub>	IRC8M oscillator duty cycle	V <sub>DD</sub> =3.3V, f <sub>IRC8M</sub> =8MHz	48	50	52	%
I <sub>DDIRC8M</sub>	IRC8M oscillator operating current	V <sub>DD</sub> =3.3V, f <sub>IRC8M</sub> =8MHz	_	80	100	μΑ
tsuirc8M	IRC8M oscillator startup time	V <sub>DD</sub> =3.3V, f <sub>IRC8M</sub> =8MHz	1	_	2	us

Table 4-12. Internal 40KHz RC oscillator (IRC40K) characteristics

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
_	Internal 40KHz RC oscillator	V <sub>DD</sub> =V <sub>BAT</sub> =3.3V,				
firc40K	(IRC40K) frequency	T <sub>A</sub> =-40°C ~ +85°C	30	40	60	KHz
	IRC40K oscillator operating	V V 22V T 250C		4	_	^
IDDIRC40KI	current	V <sub>DD</sub> =V <sub>BAT</sub> =3.3V, T <sub>A</sub> =25°C	_	1	2	μΑ
t <sub>SUIRC40K</sub>	IRC40K oscillator startup	\/\/2			90	
	time	$V_{DD}=V_{BAT}=3.3V$ , $T_A=25$ °C			80	μs



## 4.9. PLL characteristics

Table 4-13. PLL characteristics

Symbol	Parameter Conditions		Min	Тур	Max	Unit
f <sub>PLLIN</sub>	PLL input clock frequency		1	8	25	MHz
f <sub>PLL</sub>	PLL output clock frequency		16	_	72	MHz
tLOCK	PLL lock time		_		200	μs
Jitter <sub>PLL</sub>	Cycle to cycle Jitter				300	ps

## 4.10. Memory characteristics

Table 4-14. Flash memory characteristics

Symbol	Parameter Conditions Min		Min	Тур	Max	Unit
PEcyc	Number of guaranteed program /erase cycles before failure (Endurance)	T <sub>A</sub> =-40°C ~ +85°C	100		ı	kcycles
t <sub>RET</sub>	Data retention time	T <sub>A</sub> =125°C	20		_	years
tprog	Word programming time	T <sub>A</sub> =-40°C ~ +85°C	200	_	400	us
terase	Page erase time	T <sub>A</sub> =-40°C ~ +85°C	60	100	450	ms
t <sub>MERASE</sub>	Mass erase time	T <sub>A</sub> =-40°C ~ +85°C	3.2		9.6	s

## 4.11. **GPIO** characteristics

Table 4-15. I/O port characteristics

Symbol	Parameter	Parameter Conditions I		Тур	Max	Unit
	Standard IO Low level input	V <sub>DD</sub> =2.6V	-0.3		0.95	V
VIL	voltage	V DD=2.0 V	-0.3	_	0.95	V
VIL	5V-tolerant IO Low level	\/2.6\/	-0.3		0.9	V
	input voltage	V <sub>DD</sub> =2.6V			0.9	V
	Standard IO High level		1.2		4.0	V
VIH	input voltage	V DD=2.0 V	1.2		4.0	V
VIH	5V-tolerant IO High level	V <sub>DD</sub> =2.6V	1.5		5.5	٧
	input voltage	V DD=2.0 V	1.5			V
VoL	Low level output voltage	V <sub>DD</sub> =2.6V	_	_	0.2	V
Vон	High level output voltage	V <sub>DD</sub> =2.6V	2.3	_	_	V
R <sub>PU</sub>	Internal pull-up resistor	V <sub>IN</sub> =V <sub>SS</sub>	30	40	50	kΩ
R <sub>PD</sub>	Internal pull-down resistor V <sub>IN</sub> =V <sub>DD</sub>		30	40	50	kΩ



## 4.12. ADC characteristics

Table 4-16. ADC characteristics

Symbol	Parameter	Conditions		Тур	Max	Unit
$V_{DDA}$	Operating voltage		2.6	3.3	3.6	V
V <sub>IN</sub>	ADC input voltage range		0	_	$V_{\text{DDA}}$	V
f <sub>ADC</sub>	ADC clock		0.6	_	14	MHz
fs	Sampling rate		_	_	1	MHz
fadcconv	ADC conversion time	f <sub>ADC</sub> =14MHz	1	_	18	μs
RADC	Input sampling switch				0.2	kΩ
RADC	resistance				0.2	K12
C <sub>ADC</sub>	Input sampling capacitance	No pin/pad capacitance		32		pF
CADC	input sampling capacitance	included		32		þΓ
t <sub>SU</sub>	Startup time				1	μs

## 4.13. DAC characteristics

**Table 4-17. DAC characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V <sub>DDA</sub>	Operating voltage		2.6	3.3	3.6	V
VDACIN	DAC input voltage range		0	_	V <sub>REF+</sub>	V
RLOAD	Load resistance	Resistive load vs. VSSA with buffer ON		_	_	kΩ
C <sub>LOAD</sub>	Load capacitance  No pin/pad capacitance included		_	_	50	pF
DNE	Differential non-linearity error	DAC in 12-bit	_	_	±3	LSB
INL	Integral non-linearity	DAC in 12-bit	_	_	±4	LSB
Offset	Offset error	DAC in 12-bit, V <sub>REF+</sub> = 3.6 V	_	_	±12	LSB
GE	Gain error	DAC in 12-bit		_	±0.5	%

## 4.14. I2C characteristics

Table 4-18. I2C characteristics

Symbol	Parameter	Conditions	Standar	andard mode		Fast mode		
Symbol	Parameter	Conditions	Min	Max	Min	Max	Unit	
fscL	SCL clock frequency		0	100	0	400	KHz	
t <sub>SCL(H)</sub>	SCL clock high time		4.0	_	0.6	_	ns	
t <sub>SCL(L)</sub>	SCL clock low time		4.7	_	1.3	_	ns	



## 4.15. SPI characteristics

**Table 4-19. SPI characteristics** 

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
fsck	SCK clock frequency		_	_	18	MHz
t <sub>SCK(H)</sub>	SCK clock high time		19	_	_	ns
tsck(L)	SCK clock low time		19	_	1	ns
		SPI master mode				
t <sub>V(MO)</sub>	Data output valid time		_	_	25	ns
t <sub>H(MO)</sub>	Data output hold time		2	_	I	ns
tsu(MI)	Data input setup time		5	_	I	ns
t <sub>H(MI)</sub>	Data input hold time		5	_	I	ns
		SPI slave mode				
tsu(NSS)	NSS enable setup time	f <sub>PCLK</sub> =54MHz	74	_	I	ns
t <sub>H(NSS)</sub>	NSS enable hold time	f <sub>PCLK</sub> =54MHz	37	_	I	ns
t <sub>A(SO)</sub>	Data output access time	f <sub>PCLK</sub> =54MHz	0	_	55	ns
t <sub>DIS(SO)</sub>	Data output disable time		3	_	10	ns
t <sub>V(SO)</sub>	Data output valid time		_	_	25	ns
t <sub>H(SO)</sub>	Data output hold time		15			ns
tsu(SI)	Data input setup time		5	_		ns
t <sub>H(SI)</sub>	Data input hold time		4	_	_	ns



## 5. Package information

## 5.1. QFN package outline dimensions

Figure 5-1. QFN package outline






Table 5-1. QFN package dimensions

Symbol		QFN28			QFN32		
Symbol	Min	Тур	Max	Min	Тур	Max	
Α	0.8	0.85	0.9	0.8	0.85	0.9	
A1	0	0.035	0.05	0	0.035	0.05	
A2	-	0.65	0.67	-	0.65	0.67	
A3	-	0.203	-	-	0.203	-	
D	-	4.0	-	-	5.0	-	
Е	-	4.0	-	-	5.0	-	
D1	2.7	2.8	2.9	3.4	3.5	3.6	
E1	2.7	2.8	2.9	3.4	3.5	3.6	
L	0.25	0.35	0.45	0.3	0.4	0.5	
e		0.4		0.5			
b	0.15	0.2	0.25	0.2	0.25	0.3	

(Original dimensions are in millimeters)



## 5.2. LQFP package outline dimensions

Figure 5-2. LQFP package outline






Table 5-2. LQFP package dimensions

Tubic o 2. Eq		LQFP48			LQFP64	
Symbol	Min	Тур	Max	Min	Тур	Max
Α	-	-	1.20	-	-	1.60
A1	0.05	-	0.15	0.05	-	0.15
A2	0.95	1.00	1.05	1.35	1.40	1.45
D	-	9.00	-	-	12.00	-
D1	-	7.00	-	-	10.00	-
E	-	9.00	-	-	12.00	-
E1	-	7.00	-	-	10.00	-
R1	0.08	-	-	0.08	-	-
R2	0.08	-	0.20	0.08	-	0.20
θ	0°	3.5°	7°	0°	3.5°	7°
θ1	0°	-	-	0°	-	-
θ2	11°	12°	13°	11°	12°	13°
θ3	11°	12°	13°	11°	12°	13°
С	0.09	ı	0.20	0.09	-	0.20
L	0.45	0.60	0.75	0.45	0.60	0.75
L1	ı	1.00	•	-	1.00	-
S	0.20	ı	•	0.20	-	-
b	0.17	0.22	0.27	0.17	0.20	0.27
е	ı	0.50	•	-	0.50	-
D2	-	5.50	-	-	7.50	-
E2	-	5.50	-	-	7.50	-
aaa		0.20		0.20		
bbb		0.20			0.20	
ccc		0.08		0.08		

(Original dimensions are in millimeters)



# 6. Ordering information

Table 6-1. Part ordering code for GD32F150xx devices

Ordering code	Flash (KB)	Package	Package type	Temperature operating range
GD32F150G4U6	16	QFN28	Green	Industrial -40°C to +85°C
GD32F150G6U6	32	QFN28	Green	Industrial -40°C to +85°C
GD32F150G8U6	64	QFN28	Green	Industrial -40°C to +85°C
GD32F150K4U6	16	QFN32	Green	Industrial -40°C to +85°C
GD32F150K6U6	32	QFN32	Green	Industrial -40°C to +85°C
GD32F150K8U6	64	QFN32	Green	Industrial -40°C to +85°C
GD32F150C4T6	16	LQFP48	Green	Industrial -40°C to +85°C
GD32F150C6T6	32	LQFP48	Green	Industrial -40°C to +85°C
GD32F150C8T6	64	LQFP48	Green	Industrial -40°C to +85°C
GD32F150R4T6	16	LQFP64	Green	Industrial -40°C to +85°C
GD32F150R6T6	32	LQFP64	Green	Industrial -40°C to +85°C
GD32F150R8T6	64	LQFP64	Green	Industrial -40°C to +85°C



# 7. Revision history

Table 7-1. Revision history

Revision No.	No. Description			
1.0	Initial Release	Mar.8, 2014		
1.1	Package data updated in <u>Table 5-1. QFN package</u> <u>dimensions</u> and <u>Table 6-1. Part ordering code for</u> <u>GD32F150xx devices</u>	Jun.18, 2014		
2.1	Characteristics values updated in Table 4-3, Power			
3.0	Adapt To New Name Convention	Jan.24, 2018		
3.1	Modify formats and descriptions	Nov.21, 2019		