


Digital_Input_Module

Header Pin	Description	74HC165 Connection
Pin 1	GND	-
Pin 2	Digital_IN_1	U1_Q0
Pin 3	Digital_IN_2	U1_Q1
Pin 4	Digital_IN_3	U1_Q2
Pin 5	Digital_IN_4	U1_Q3
Pin 6	Digital_IN_5	U1_Q4
Pin 7	Digital_IN_6	U1_Q5
Pin 8	Digital_IN_7	U1_Q6
Pin 9	Digital_IN_8	U1_Q7
Pin 10	GND	-
Pin 11	GND	-
Pin 12	Digital_IN_9	U2_Q0
Pin 13	Digital_IN_10	U2_Q1
Pin 14	Digital_IN_11	U2_Q2
Pin 15	Digital_IN_12	U2_Q3
Pin 16	Digital_IN_13	U2_Q4
Pin 17	Digital_IN_14	U2_Q5
Pin 18	Digital_IN_15	U2_Q6
Pin 19	Digital_IN_16	U2_Q7
Pin 20	GND	-



Pin Number	Description	74HC165 U1	74HC165 U2	Nucleo Pin	Pin Configuration
Pin 1	GND	-	-	GND	Ground
Pin 2	VDD	-	-	VDD	Power
Pin 3	GND	-	-	GND	Ground
Pin 4	DATA	Q5	Q5*	PA9	GPIO Output (Data In)
Pin 5	LATCH	LVS	LVS	PA9	GPIO Output (Data In)
Pin 6	GND	-	-	GND	Ground
Pin 7	CLK	CLK	CLK	PA8	Clock
Pin 8	GND	-	-	GND	Ground

Qinyuan Liu
20137095
FYP