#### **Computer Architecture EECS 645**

Lecture 10 Multiprocessor and Memory Coherence

Chenyun Pan

Department of Electrical Engineering &

Computer Science


University of Kansas






### Intel Core2 Duo

5	드
4.0 MB, 16-Way, 64	32 KB, 8-Way, 64
Byte/Line, LRU, WB	Byte/Line, LRU, WB
14 Cycle Latency	3 Cycle Latency




What happens if two cores are running the same program and modifying the same variable?






- Closest cache level is private
- Multiple copies of cache line can be present across different cores
- Local updates may lead to incoherent state





- Closest cache level is private
- Multiple copies of cache line can be present across different cores
- Local updates may lead to incoherent state





- Closest cache level is private
- Multiple copies of cache line can be present across different cores
- Local updates may lead to incoherent state




- Write propagation
- Writes are visible to other processes
- the shared bus to memory All the writes will be shown as a transaction on
- Two protocols



- Update-based Protocol
- Invalidation-based Protocol






- Closest cache level is private
- Multiple copies of cache line can be present across different cores
- Local updates may lead to incoherent state



#### **Bus Snooping**

## (Update-based Protocol on Write-Through cache)




- Each processor's cache controller constantly snoops on the bus
- Update local copies upon snoop hit
- What is the drawback of update-based protocol?
- Heavy traffic on the bus to supply both address and data



- Write propagation
- Writes are visible to other processes
- the shared bus to memory All the writes will be shown as a transaction on
- Two protocols
- Update-based Protocol
- Invalidation-based Protocol






- Closest cache level is private
- Multiple copies of cache line can be present across different cores
- Local updates may lead to incoherent state



#### **Bus Snooping**

# (Invalidation-based Protocol on Write-Through cache)




- Each processor's cache controller constantly snoops on the bus
- Invalidate local copies upon snoop hit
- What is the drawback of write-through cache based protocol?
- Frequent access to memory




#### **Bus Snooping**

# (Invalidation-based Protocol on Write-Through cache)




- Each processor's cache controller constantly snoops on the bus
- Invalidate local copies upon snoop hit
- What is the drawback of write-through cache based protocol?
- Frequent access to memory






- Invalidate the data copies for the sharing processor nodes
- Reduced traffic when a processor node keeps updating the same memory location






- Invalidate the data copies for the sharing processor nodes
- Reduced traffic when a processor node keeps updating the same memory location






- Invalidate the data copies for the sharing processor nodes
- Reduced traffic when a processor node keeps updating the same memory location





- Invalidate the data copies for the sharing processor nodes
- Reduced traffic when a processor node keeps updating the same memory location





- Invalidate the data copies for the sharing processor nodes
- Reduced traffic when a processor node keeps updating the same memory location



# **MSI Writeback Invalidation Protocol**

- Modified
- Dirty
- Only this cache has a valid copy
- Shared
- Memory is consistent
- One or more caches have a valid copy
- Invalid
- Writeback protocol: A cache line can be written multiple times before the memory is updated.




# **MSI Writeback Invalidation Protocol**


- Two types of <u>local request</u> from the <u>processor</u>
- PrRd
- PrWr
- Two types of bus transactions post by cache controller
- BusRd
- PrRd misses the cache
- Memory or another cache supplies the line
- BusRd eXclusive (Read-to-own)
- PrWr is issued to a line which is not in the Modified state




#### (Initiated by Current Processor) **MSI Writeback Invalidation Protocol**





### **MSI Writeback Invalidation Protocol** (Bus Transaction Initiated by Other Processors)




# **MSI Writeback Invalidation Protocol**









**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P1 reads X

S

P3 writes X

P3 reads X

S

3


**BusRdX** 

**BusRd** 

Memory


S


### Both P1 and memory get data during the flush




BusRd	S	-	S	P1 reads X
BusRdX	<b>X</b>	_	_	P3 writes X
BusRd	S	_	S	P3 reads X
BusRd	-		S	P1 reads X
Bus Transaction	State in P3	State in P2	State in P1	Processor Action







# **MSI Writeback Invalidation Protocol**



# **MESI Writeback Invalidation Protocol**


- Introduce the Exclusive state
- One can write to the single copy without generating BusRdX
- Very useful for running single-thread program
- Illinois Protocol: Proposed by Pamarcos and Patel in 1984
- Employed in Intel, PowerPC, MIPS



## **MESI Writeback Invalidation Protocol**


## **Processor Request (Illinois Protocol)**

Major Difference Save Snooping



### **Bus Transactions (Illinois Protocol) MESI Writeback Invalidation Protocol**

Whenever possible, MESI protocol performs \$-to-\$ transfer rather than having memory to supply the data. Use a Selection algorithm if there are multiple suppliers









## **MESI Writeback Invalidation Protocol**

#### **Illinois Protocol)**






P3 writes X

P1 writes X

P1 reads X

P1 reads X

P2 reads X



**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P3 writes X


P1 writes X

P1 reads X

Ш

P1 reads X

P2 reads X



**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P3 writes X

P1 writes X

3


P1 reads X

Ш


P1 reads X

P2 reads X





	P2 reads X	P1 reads X	P3 writes X	P1 writes X M	P1 reads X E	Processor Action State in P1 State in P2
			<b>M</b>	1	_	P2 State in P3
THE U			BusRdX		BusRd	Bus Transaction
THE UNIVERSITY OF KANSAS			P1 Cache		Memory	Data Supplier



**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P3 writes X

P1 reads X

S

P2 reads X

P1 writes X

3

3

**BusRdX** 

P1 Cache

S


**BusRd** 

P3 Cache

P1 reads X

Ш





**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P3 writes X

P1 writes X

3

3

**BusRdX** 

P1 Cache

P1 reads X

Ш

P1 reads X

P2 reads X

S

S

S

**BusRd** 

P1 or P3

P3 Cache

**BusRd** 


S

S



### **MESI Writeback Invalidation Protocol**

Illinois Protocol)



Flush: \$-to-\$ transfer or \$-to-mem transfer

Need selection algorithm to determine which S state provide data

#### **MOESI Protocol**


- Add one additional state Owner state to further save bus snooping signals
- Similar to Shared state, and S state in MOESI may be dirty, which is different from MESI
- The 0 state is dirty and will be responsible for supplying data and update memory
- Employed by
- Sun UltraSparc
- AMD Opteron








# **MOESI Writeback Invalidation Protocol**





# **MOESI Writeback Invalidation Protocol**




**BusUpgr**: invalidate other cache without incurring data transfer

Flush: \$-to-\$ transfer only

Flush\*: \$-to-\$ transfer and \$-to-mem transfer


THE UNIVERSITY OF KANSAS another S state write the data


# **MOESI Writeback Invalidation Protocol**




Flush\*: \$-to-\$ transfer and \$-to-mem transfer









**Processor Action** 

State in P1

State in P2

State in P3

**Bus Transaction** 

**Data Supplier** 

**BusRd** 

Memory

P1 reads X

Ш

P3 writes X

P3 reads X

S

3


BusUpgr

S

**BusRd** 


P1 Cache





	P1 reads X	P3 writes X	P3 reads X	P1 reads X	Processor Action
KANSAS ——————————————————————————————————	S	-	S	т	State in P1
	1	ı	1	_	State in P2
	0	M	S		State in P3
	BusRd	BusUpgr	BusRd	BusRd	Bus Transaction
	P3 Cache		P1 Cache	Memory	Data Supplier





					P
P2 reads X	P1 reads X	P3 writes X	P3 reads X	P1 reads X	Processor Action
S	S	-	S	ш	State in P1
S		1	1	-	State in P2
0	0	M	S	1	State in P3
BusRd	BusRd	BusUpgr	BusRd	BusRd	Bus Transaction
P3 Cache	P3 Cache	1	P1 Cache	Memory	Data Supplier