```
*********************
   PCITIMER assembly code
 *************************
    Filename:
                 pcitimer.asm
    Date:
    File Version:
    Author:
                Mitch Randall
    Company:
                BINET, Inc
   ************************
    Files required:
    Notes: This version implements all 3 timer modes as of 10/22/01
          The change requires the latest firmware (10/22/01) in the *
          EPLD
            p = 16f874
                              ; list directive to define processor
   list
                              ; processor specific variable definitions
   #include <p16f874.inc>
   __CONFIG _CP_OFF & _WDT_ON & _BODEN_ON & _PWRTE_ON & _HS_OSC & _WRT_ENABLE_ON &
_LVP_ON & _CPD_OFF
; this is the latest one
   __CONFIG _CP_OFF & _WDT_ON & _BODEN_ON & _PWRTE_ON & _HS_OSC & _WRT_ENABLE_ON &
_LVP_OFF & _CPD_OFF
; '__CONFIG' directive is used to embed configuration data within .asm file.
; The lables following the directive are located in the respective .inc file.
; See respective data sheet for additional information on configuration word.
   #include
              "picdpram.h"
;**** CONSTANT DEFINITIONS
; PORTC definitions
RD
       EQU 0
       EOU 1
WR
ALATCH
          EQU 2
SPARE
          EOU 4
; PORTB definitions
```

Printed: 5/7/07 11:37 AM

```
DLATCH
            EQU 1
PLL_LE
            EQU 2
        EOU 3
8A
Α9
        EQU 4
PCIINT
            EQU 5
PULSEEN
             EQU 6
            EQU 7
PPSCLR
; PORTE definitions
DIV0
            EQU 0
DIV1
            EQU 1
DIV2
            EQU 2
:**** VARIABLE DEFINITIONS
            EQU 0x20
                          ; variable used for context saving
w_temp
status_temp EQU <a href="https://ox21">0x21</a>
                          ; variable used for context saving
timer_lo
            EQU 0x22
                          ; timer count low byte
timer_hi
                          ; timer count high byte
            EQU 0x23
timer_chip
            EQU 0x24
                          ; timer chip number
                          ; timer number within chip
timer_num
            EQU 0x25
                          ; timer mode
timer_mode
            EQU 0x26
rw_data
            EQU 0x27
            EQU 0x28
rw_add_lo
rw_add_hi
            EQU 0x29
rw_chipsel
            EQU 0x2A
tempi
            EQU 0x2B
int_cnt
            EQU 0x2C
int_max_cnt EQU 0x2D
mem_ptr_lo EQU 0x2E
mem_ptr_hi
            EQU 0x2F
mem_data
            EQU 0x30
            EQU 0x31
pll_lo
pll_md
             EQU 0x32
pll_hi
            EQU 0x33
wait_cnt_lo EQU 0x34
wait_cnt_hi EQU 0x35
             EQU 0x36
tempj
tempk
             EQU 0x37
templ
            EQU 0x38
timertemp
            EQU 0x39
```

```
tempaddlo
           EQU 0x3A
tempaddhi
           EQU 0x3B
tempw
           EQU 0x3C
tempmain
           EQU 0x3D
; various chip selects
PERIOD
           E0U 0x04
DPRAM
           EQU 0x05
; some REQUEST ID's
ID_RESET
           EQU 0x00
ID_STOP
           EQU 0x01
ID_START
           EQU 0x02
 THE BEGINING OF IT ALL
**********************
   ORG
                            ; processor reset vector
           0x000
   clrf
           PCLATH
                            ; ensure page bits are cleared
                            ; go to beginning of program
   goto
           main
   ORG
           0x004
                        ; interrupt vector location
                         ; save off current W register contents
   mo∨wf
           w_temp
   movf
           STATUS, w
                          ; move status register into W register
   bcf
           STATUS, RP0
                         ; ensure file register bank set to 0
                          ; save off contents of STATUS register
   mo∨wf
           status_temp
           INTCON,INTF ; test for external interrupt
   btfsc
   call
                      ; if so, service
           timerisr
   btfsc
           INTCON, RBIF; test for PCI interrupt
                      ; if so, service
   call
           pciisr
   bcf
           STATUS, RP0
                         ; ensure file register bank set to 0
                        ; retrieve copy of STATUS register
   movf
           status_temp,w
   mo∨wf
           STATUS
                          ; restore pre-isr STATUS register contents
   swapf
           w_temp,f
                          ; restore pre-isr W register contents
   swapf
           w_temp,w
   retfie
                          ; return from interrupt
; Here is declared sequence and configuration data
; it is located near ORG 0 because the FSR cannot see past address 256
; Note: keep this away from any page break
CONFIG DEFINITION
 This memory sets up the timers and the pll
 According to a comment below, the timers are located at offest zero in configmemory
```

```
; The first 2 bytes are the low, then high bytes to program the pulsewidth.
; The next 2 bytes are the low, then high bytes for the test pulse delay.
; This repeats for the six timer pairs
configmem
   addwf
          PCL, f
; delay_lo, delay_hi, pulsewidth_lo, pulsewidth_hi
   dt 0x10,0x00,0x07,0x00,0x10,0x00,0x07,0x00; pretrig 1 and 2
   dt 0x70,0x3B,0x4F,0x00,0x70,0x3B,0x4F,0x00; 10us H,V test pulse at 1.9 ms
   dt 0x60,0x00,0x07,0x00,0x60,0x00,0x07,0x00; pulse spare
; freglo, fregmed, freghi, reflo, refmed, refhi, div, spare
   dt 0x01,0x50,0x10,0x20,0x03,0x10,0x00,0x00
; synclo, synchi, seqdello, seqdelhi, seqlen, seqcnt, timermode
   dt = 0x40,0x1F,0x50,0x00,0x01,0x00,0x00; timingmode = 2 (sync)
configlen
   dt dpram_timermode + 1; this is the address of the last thing in the list
SEQUENCE DEFINITION
 ************************
 Each step of the sequence is defined with 5 bytes
BYTE0: LOW BYTE OF PULSE PERIOD 8MHZ COUNTS
 BYTE1: HIGH BYTE OF PULSE PERIOD 8MHZ COUNTS
; BYTE2: INVERTED PULSE ENABLES, The ts2 and ts1 bits are not inverted and have no
delay!
                       TS2 TS1 PS2 PS1 VTP HTP XPT2 XPT1
 BYTE3: POLARIZATION SEL (PS) SEQ SPARE (SS) HV CHAN SEL (HV)
                      HV-V HV-H SS3 SS2 SS1 PS3 PS2 PS1
 BYTE4: PHASE DATA (PD) PD8 PD7 PD6 PD5 PD4 PD3 PD2
; The sequencelen byte is the total number of sequence bytes
sequencemem
   addwf
          PCL, f
   dt 0x40,0x1F,0xCF,0x85,0x88,0x3F,0x1F,0xFF,0x85,0x40 ; PLUS 45
   dt 0x3F,0x1F,0xFF,0x03,0x20,0x3F,0x1F,0xFF,0x02,0x14
   dt 0x3F,0x1F,0xFF,0x05,0x00,0x3F,0x1F,0xFF,0x04,0xF0
   dt 0x3F,0x1F,0xFF,0x07,0xA2,0x3F,0x1F,0xFF,0x06,0x50
   dt 0x3F,0x1F,0xFF,0x03,0xC0,0x3F,0x1F,0xFF,0x02,0x31
   dt 0x3F,0x1F,0xFF,0x05,0x70,0x3F,0x1F,0xFF,0x04,0x60
sequencelen
              ; this sequence is 60 bytes long (5 * 12)
Put an address out on the bus
 Assume that page zero is selected on entry
; The address is in the rw_add_lo, rw_add_hi register on entry
address
   ; turn PORTD to an output
```

```
bsf STATUS,RP0 ;Select bank 1
   clrf
          TRISD
                    ;Set PORT D to outputs
   ; put the data on PORTD
   bcf STATUS,RP0 ;Select bank 0
   mo∨f
          rw_add_lo,w
   movwf
          PORTD
   ; toggle the latch line
   bsf PORTC, ALATCH
                  ; go up
   bcf PORTC, ALATCH ; go down
   ; restore PORTD to inputs
   bsf STATUS, RP0 ; Select bank 1
   movlw
          0xFF
   mo∨wf
          TRISD
                   ;Set PORT D to inputs
   bcf STATUS,RP0 ;set back to bank 0
   ; set the high bits
   bcf PORTB,A8 ; clear A8
   bcf PORTB,A9 ; clear A9
          rw_add_hi,0 ; look at rw_add_hi, 0
   btfsc
   bsf PORTB, A8
               ; set A8
   btfsc
          rw_add_hi,1 ; look at rw_add_hi, 1
   bsf PORTB,A9 ; set A9
   return
; put the w register out the SPI
spiout
   bcf STATUS, RP0 ; go to page 0
   mo∨wf
          SSPBUF
   bsf STATUS, RP0 ; go to page 1
spi1
      btfss SSPSTAT, BF; wait for it to complete
   goto
          spi1
   bcf STATUS,RP0 ; go to page 0
          SSPBUF,w; read the buffer
   mo∨f
   return
; Increment the address
; This is often necessary and will come in handy
addr_inc
   incf
          rw_add_lo,f
   btfsc
          STATUS, Z
          rw_add_hi,f
   incf
   return
```

```
chip_select ; return the bit pattern for a particular chip select on PORTA
   addwf
          PCL, f
   dt 0xFE,0xFD,0xFB,0xF3,0xEF,0xDF
write a data byte to a particular address and chip select
 on entry the data is in the data register,
 the address is in the address register, and the chip number is
; in the chip select register
; it is assumed that bank 0 is already set
write_address
   ; latch the address to the address register
          address
   call
   ; put the data on the data bus
   bsf STATUS, RP0 ; Select bank 1
   clrf
          TRISD
                    ;Set PORT D to outputs
   bcf STATUS,RP0 ;Select bank 0
   movf
          rw_data,w
   mo∨wf
          PORTD
   ; toggle the write line low
   bcf PORTC, WR
   ; assert the chip select
   movf
          rw_chipsel,w ; get the chip number
          chip_select ; figure out the chip select bit pattern
   call
          PORTA
   mo∨wf
   ; take away the chip select
          0xFF
   movlw
   mo∨wf
          PORTA
   ; toggle the write line high
   bsf PORTC, WR
   ; now return data direction to defaults
   bsf STATUS, RP0 ; Select bank 1
   movlw
                    ;Set data direction bits (all inputs)
          0XFF
                    ;Move to port D control register
   mo∨wf
          TRISD
   bcf STATUS,RP0 ;Select bank 0
   return
read a data byte from a particular address and chip select
 on return the data is in the data register,
 the address is in the address register, and the chip number is
```

```
; in the chip select register
; it is assumed that portD is already set as an input
; it is assumed that rw is already high
; it is assumed that bank 0 is already set
read_address
   ; latch the address to the address register
   call
          address
   ; assert the chip select
   movf
           rw_chipsel,w
                        ; get the chip number
   call
           chip_select ; figure out the chip select bit pattern
   mo∨wf
           PORTA
   movf
           PORTD, w
                    ;get the data
   mo∨wf
           rw_data
                      ;put it in the data register
   ; take away the chip select
           0xFF
   movlw
   mo∨wf
           PORTA
   mo∨f
           rw_data,w ;put it in the data register
   return
skip every fourth DPRAM address
; save address in temp, multiply address by four
dpramfix
   movf
           rw_add_hi,w ; save address to temparary locations
   mo∨wf
           tempaddhi
           rw_add_lo,w
   mo∨f
   mo∨wf
           tempaddlo
       ; shift the address over to fix the PCI data addressing problem
   ; we'll end up throwing away all the hi address bits (they get shifted away)
   ; This shift effectively reduces the memory size to 256 bytes (not 1024)
   bcf STATUS,C
                 ; clear the carry
   rlf rw_add_lo,f ; multiply by 2 place back in register
   rlf rw_add_hi,f ; shift into hi byte
   bcf STATUS,C
                ; clear the carry
   rlf rw_add_lo,f; multiply by 2 place back in register
   rlf rw_add_hi,f; shift into hi byte
   return
   ********************
 restore the address
 remembers the w register, too
```

```
undpramfix
                   ; save the contents of the w register
   mo∨wf
         tempw
         tempaddhi,w; restore address from temparary locatons
   movf
   movwf
         rw_add_hi
   movf
         tempaddlo,w
   mo∨wf
         rw_add_lo
   movf
         tempw,w
                   ; restore contents of w register
   return
read a value from config mem
; the offset is in the w register
readsequence
   mo∨wf
         rw_add_lo
   clrf
         rw add hi
  bcf rw_add_lo,6
  bcf rw_add_lo,7
   mo∨lw
         DPRAM
   mo∨wf
         rw_chipsel
  call dpramfix
   call
         read_address
  call undpramfix
   return
read a value from config mem
; the offset is in the w register
readconfig
   mo∨wf
         rw_add_lo
   movlw
         0x03
   mo∨wf
         rw_add_hi
  bsf rw_add_lo,6
                   ; config is 39 bytes. Put it at 192 of 256
  bsf rw_add_lo,7
                   ; (space = 64)
  clrf rw_add_hi
   movlw
         DPRAM
         rw_chipsel
   mo∨wf
  call dpramfix
   call
         read_address
  call undpramfix
   return
;return the control word to select a timer num
control_byte
   addwf PCL,f
   dt 0x30,0x70,0xB0
```

```
; timer_lo, timer_hi, timer_chip, timer_num, timer_mode
timer ; program the timer
    ; set the chip number once
           timer_chip,w
   movf
                        ; get timer chip number
   movwf
           rw_chipsel ; put it in rw chipsel reg
   ; get the timer mode and double it (for control register use)
           timer_mode,w ; get the timer mode
   mo∨f
           timertemp
   mo∨wf
                  ; clear the carry
   bcf STATUS,C
   rlf timertemp,f
   ; write the control register
   movf
           timer_num,w ; get the timer number
   call
           control_byte ; figure out the control byte
           timertemp,w; add twice the mode to the control word
   addwf
   movwf
           rw_data ; put it in data register
           0x03
                      ; write the control register
   movlw
   mo∨wf
           rw_add_lo ; put it in address
   call
           write_address ; note: hi add is ignored
   ; write the low byte (to the right spot)
   movf
           timer_lo,w ; get the low byte
           rw_data ; put it in data register
   mo∨wf
   movf
           timer_num,w ; get the timer number
   mo∨wf
           rw_add_lo ; put it in address
   call
           write_address ; note: hi add is ignored
   ; write the high byte (to the right spot)
   mo∨f
           timer_hi,w ; get the high byte
   mo∨wf
           rw_data ; put it in data register
           timer_num,w ; get the timer number
   movf
           rw_add_lo ; put it in address
   mo∨wf
   call
           write_address ; note: hi add is ignored
   return
; Do the required tasks on each interrupt
; uses: rw_add_lo, rw_add_hi, rw_chipsel, int_cnt, mem_ptr_lo, mem_ptr_hi
timerisr
           dpram_timermode ; timermode 0
   movlw
   call
           readconfia
   sublw
           0x02
                      ; if timermode = 2 (sync)
   btfsc
           STATUS, Z
   bcf PORTC, SPARE; set to internal triggers
```

```
; compute the array pointer
                     ; multiply by 5
   mo∨f
           int_cnt,w
           rw_add_lo
   mo∨wf
   bcf STATUS,C
   rlf rw_add_lo,f ; rotate left (through carry)
   bcf STATUS,C
   rlf rw_add_lo,w ; rotate left (put in W)
   addwf
           int_cnt,w ; add int_cnt
   mo∨wf
           mem_ptr_lo ; save result in address register
   clrf
           mem_ptr_hi ; set upper addr to zero (page 0)
           mem_ptr_lo,w ; get the first of two bytes from dual port memory for the
   mo∨f
timer
   call
           readsequence ; data from array[ptr] in rw_data
   movlw
           0x01
                    ; write the low byte (to the right spot)
           rw_add_lo ; period timer is address 1
   movwf
           PERIOD ; period timer chip number
   movlw
           rw_chipsel ; put it in rw chipsel reg
   mo∨wf
   call
           write_address ; note: hi add is ignored
   incf
           mem_ptr_lo,f ; increment the array pointer
   btfsc
           STATUS, Z
   incf
           mem_ptr_hi,f
   movf
           mem_ptr_lo,w ; get second of two bytes from dual port memory for the
timer
   call
           readsequence ; data from array[ptr] in rw_data
   movlw
           0x01
                  ; write the high byte (to the right spot)
   mo∨wf
           rw_add_lo
                       ; period timer is address 1
           PERIOD ; period timer chip number
   mo∨lw
           rw_chipsel ; put it in rw chipsel req
   movwf
   call
           write_address ; note: hi add is ignored
    ; get three bytes and put into sequence latch
           mem_ptr_lo,f ; increment the array pointer
   incf
   btfsc
           STATUS, Z
   incf
           mem_ptr_hi,f
   movf
           mem_ptr_lo,w ; get next byte from dual port memory
           readsequence ; data from array[ptr] in rw_data
   call
           rw_data,w ; put it out on the SPI
   mo∨f
   call
           spiout
   incf
           mem_ptr_lo,f ; increment the array pointer
           STATUS, Z
   btfsc
   incf
           mem_ptr_hi,f
   movf
           mem_ptr_lo,w ; get next byte from dual port memory
   call
           readsequence ; data from array[ptr] in rw_data
           rw_data,w ; put it out on the SPI
   movf
   call
           spiout
```

```
incf
           mem_ptr_lo,f
                          ; increment the array pointer
   btfsc
           STATUS, C
   incf
           mem_ptr_hi,f
   movf
           mem_ptr_lo,w
                           ; get next byte from dual port memory
           readsequence ; data from array[ptr] in rw_data
   call
           rw_data,w ; put it out on the SPI
   movf
   call.
           spiout
   bsf PORTB, DLATCH
                       ; latch the data into the sequence register output
   bcf PORTB, DLATCH
    ; increment interrupt counter
   incf
           int_cnt,f ; increment int_cnt in place
   mo∨f
           int_max_cnt,w ; get into W register
           int_cnt,w ; subtract w from f (max_cnt from int_cnt)
   subwf
   btfsc
           STATUS,C ; test if cnt >= max_cnt
           int_cnt ; if so, clear it
   clrf
   goto isr0
        ; this code is what used to be executed.
    ; Now we are going to always do the polling in the main routine.
       movlw
                           ; read the PCI request flag from DPRAM and store it in local
               0x3F
memory
           readconfia
   call
   mo∨wf
           request
   btfss
           request,0; a request causes timer and interrupts to halt
   goto
           isr0
           0x01
   mo∨lw
   movwf
           stopped
                      ; report that the system has stopped
   call
           wait
   bcf INTCON,INTE ; disable external interrupt
   bcf PORTB,PULSEEN ; stop the timers
   bsf PORTB,PPSCLR ; This clears the sync flip-flop
   bcf PORTB,PPSCLR ; to shut off "GATEO" (And stop the PRT timer)
   bcf INTCON,INTF ; clear interrupt (not sure if this is needed)
   bcf INTCON,GIE ; now turn off global ints (not a good reason, perhaps)
    return
isr0
; I hope this eventually goes away
   ; keep reading the sequence length
           dpram_seqlength ;get the sequence length pointer for DPRAM
   mo∨lw
   call
           readconfig ;get config data from that offset
           int_max_cnt ;save in local copy of max_cnt
   movwf
   bcf INTCON,INTF ; clear interrupt
```

return

```
pciisr
   ; check to see what command was requested
   ; (and clear the DPRAM interrupt)
   movlw
          0xFF
          readconfig
   call
   ; case statements
   bcf INTCON,RBIF ; clear interrupt
   return
; wait for 50 ms (= 50000 loops of 4 instructions)
wait
      movlw
             0x50
                        ; low wait count
   mo∨wf
          wait_cnt_lo
                    ; high wait count
   movlw
          0xC3
   mo∨wf
          wait_cnt_hi
wait1
      nop
   decfsz wait_cnt_lo,f
          wait1
   goto
   decfsz wait_cnt_hi,f
   goto
          wait1
                 ; clear the watchdog timer
   clrwdt
   return
write to the phase locked loop chip
 data comes from the dpram_synth area
; This assumes LE is low already
pll
   movf
          pll_hi,w
                    ; put out high byte
   call
          spiout
   movf
          pll_md,w
                    ; put out medium byte
   call
          spiout
          pll_lo,w
   movf
                    ; put out low byte
   call
          spiout
   bsf PORTB, PLL_LE
                    ; toggle PLL latch enable line
   bcf PORTB, PLL_LE
   return
```

```
; initialize the dpram config memory with source code declared values
initdpram
    ; first initialize all dpram to zero :)
           DPRAM
   mo∨lw
   movwf
           rw_chipsel
   clrf
           rw_add_lo
   clrf
           rw_add_hi
   clrf
           rw data
dpram0 call
               write_address
   incfsz rw_add_lo,f
   goto
           dpram0
   incf
           rw_add_hi,f
   movf
           rw_add_hi,w
   sublw
                   ; stay away from the last address (do 3/4)
   btfsc
           STATUS, C
   goto
           dpram0
dploop call
               write_address ; do almost up to the last one
   incf
           rw_add_lo,f
   movf
           rw_add_lo,w
           0xFC
                       ; don't do the last 3
   sublw
   btfsc
           STATUS, C
           dploop
   goto
   ; initialize the write address
   clrf
           rw_add_lo
           0x03
   movlw
   movwf
           rw_add_hi
  movlw
           0xC0
           rw_add_lo
  movwf
  clrf rw_add_hi
   mo∨lw
           DPRAM
   mo∨wf
           rw_chipsel
   ; do a loop here
           configlen
   call
   mo∨wf
           tempi
   clrf
           int_cnt
                       ; just use this as a temp pointer
dpram1 movf
               int_cnt,w ; put pointer in W
                     ; do lookup table
   call
           confiamem
   mo∨wf
           rw_data
                       ; stick it in data rea
   call
           write_address
                          ; put in DPRAM
   call
           addr_inc
                       ; increment DPRAM pointer
   call addr_inc
                 ; increment DPRAM pointer
  call addr_inc
                   ; increment DPRAM pointer
   call addr_inc
                   ; increment DPRAM pointer
           int_cnt,f
                      ; increment declared data pointer
   incf
```

```
decfsz tempi,f
           dpram1
   goto
    ; initialize the write address
   clrf
           rw_add_lo
   clrf
           rw_add_hi
    ; do a loop here
   call
           sequencelen
   mo∨wf
           tempi
   clrf
                     ; just use this as a temp pointer
           int_cnt
dpram2 movf
               int_cnt,w ; put pointer in W
           sequencemem; do lookup table
   call
   movwf
           rw_data
                     ; stick it in data reg
   call
           write_address ; put in DPRAM
   call.
           addr_inc
                    ; increment DPRAM pointer
  call addr_inc
                   ; increment DPRAM pointer
  call addr_inc
                   ; increment DPRAM pointer
  call addr_inc
                ; increment DPRAM pointer
   incf
           int_cnt,f ; increment declared data pointer
   decfsz tempi,f
           dpram2
   goto
   return
initialize the six timers with the configuration data
; timer init data starts at zero in config mem
timerinit
   movlw
           6
                      ;use temp as an index (6 timers)
   mo∨wf
           tempi
   clrf
                      ;the chip select index
           tempj
   clrf
                      ;the timer number of chip index
           tempk
   clrf
           templ
                      ;the memory point
   ;program delay
timer1 movf
               templ,w
   call
           readconfig ;get timer config delay low data
           timer_lo
                      ;put it to timer variable
   movwf
           templ,f
   incf
   movf
           templ,w
   call
           readconfig ;get timer config delay high data
                      ;put it to timer variable
   mo∨wf
           timer_hi
   incf
           templ,f
   movf
                      ;the timer chipselect number
           tempj,w
           timer_chip ;set the timer chipselect number
   mo∨wf
```

```
mo∨f
            tempk,w
                        ;the timer number within chip
                        ;set the timer number within chip
   mo∨wf
            timer_num
   movlw
                        ;set the timer mode (one shot)
            0x05
   movwf
            timer_mode ;put it to timer variable
    call
            timer
    ;program pulsewidth
   mo∨f
            templ,w
    call
            readconfig ;get timer config pulsewidth low data
                        ;put it to timer variable
   mo∨wf
            timer_lo
            templ,f
    incf
   movf
            templ,w
    call
            readconfig ;get timer config pulsewidth high data
   mo∨wf
            timer_hi
                        ;put it to timer variable
    incf
            templ,f
   movf
                        ;the timer chipselect number
            tempj,w
            0x01
                        ;the pulsewidth chipselect is one higher than the delay
    addlw
chipselect
   mo∨wf
            timer_chip ;set the timer chipselect number
   mo∨f
                        ;the timer number within chip
            tempk,w
                        ;set the timer number within chip
   mo∨wf
            timer_num
   movlw
            0x01
                        ;set the timer mode (pulsewidth)
   mo∨wf
            timer_mode ;put it to timer variable
    call
            timer
    ;loop housekeeping
    incf
            tempk,f
                        ; now work on the next highest timer within chip
   movlw
            0x03
                        ;if chipnumber bigger than 2, then reset and double inc chipsel
    subwf
            tempk,w
            STATUS, C
                        ; test if tempk < 0x03
   btfss
                        ; if so, then skip to tskip
    goto
            tskip
                        ;reset to timer number 0
    clrf
            tempk
    incf
            tempj,f
                        ;chipsel += 2
    incf
            tempj,f
tskip
        decfsz tempi,f
                            ;check to see if we're done
            timer1
    goto
                    ;done!!!
    return
; The service request flag is in config 0x3F
; The request ID is in config 0x3E
; The request ID describes which function has been requested from the timer card
; This routine is a case statment switching on ID
; Service requests are polled by the interrupt routine
```

```
service
    ; STOP COMMAND
            0x3E
                        ;get the request ID
   movlw
    call
            readconfig ;get config data from that offset
    sublw
            ID_STOP
   btfss
            STATUS, Z
                       ;skip if ID_STOP
            serv0
   goto
    call
            stop
    call
            clear_request
    return
serv0
    ; RESET COMMAND
   mo∨lw
            0x3E
                        ;get the request ID
    call
            readconfig ;get config data from that offset
    sublw
            ID_RESET
   btfss
            STATUS,Z ;don't skip if ID_RESET
   goto serv1
                initsystem ; Initialize the system with the contents of the DPRAM
        call
    call
            clear_request
    return
serv1
    ;START COMMAND
                       ;get the request ID
   mo∨lw
            0x3E
    call
            readconfig ;get config data from that offset
            ID_START
    sublw
   btfss
            STATUS,Z ;don't skip if ID_START
    goto serv2
    call
            clear_request
    call
            start
    return
serv2
    ; UNIMPLEMENTED COMMAND or just plain done
    call
            clear_request
    return
clear_request
   mo∨lw
            DPRAM
                        ; set the done bit in DPRAM!
   mo∨wf
            rw_chipsel
   movlw
            0xFC
   mo∨wf
            rw_add_lo
   movlw
            0x03
   mo∨wf
            rw_add_hi
   movlw
            0x02
```

```
movwf
            rw data
            write_address
    call
    return
stop
    ; now stop the timers
    bcf INTCON,GIE ; disable global interrupts
    bcf PORTB,PULSEEN ; stop the timers
   bsf PORTB,PPSCLR ; This clears the sync flip-flop
   call wait ; wait for timers to put out any last pulses
bcf PORTB,PPSCLR ; to shut off "GATEO" (And stop the PRT timer)
    return
        ; this routine starts the timers based on the mode
    ; TIMINGMODE 0 = CONTINUOUS
    : TIMINGMODE 1 = TRIGGERED
    ; TIMINGMODE 2 = SYNCED
    ; "switch(timermode)"
            dpram_timermode ; timermode 0
    mo∨lw
    call
            readconfig
            0x00
    sublw
            STATUS, Z
    btfss
    goto
            start1
    ; case timermode 0
    bcf PORTC,SPARE ; set to internal triggers
    bsf PORTB, PULSEEN
    bsf PORTB, PPSCLR
                       ; generate a start pulse manually on TIMER0
    bcf PORTB, PPSCLR
    bcf INTCON,INTF ; clear external interrupt flag
    bsf INTCON,INTE ; enable external interrupt
    bsf INTCON,GIE ; now turn it on and let it rip (the global int, that is)
    return
                dpram_timermode ; timermode 1
start1 movlw
    call
            readconfig
            0x01
    sublw
    btfss
            STATUS, Z
            start2
    goto
    ; case timermode 1
    bsf PORTC,SPARE ; set to external triggers
    bsf PORTB, PULSEEN
    bcf INTCON,INTF ; clear external interrupt flag
    bsf INTCON,INTE ; enable external interrupt
    bsf INTCON,GIE; now turn it on and let it rip (the global int, that is)
    return
```

```
start2 movlw
               dpram_timermode ; timermode 2
            readconfig
    call
            0x02
    sublw
            STATUS, Z
    btfss
    return
                    ; command not implemented (this is a little different than the
others)
    ; case timermode 2
    bsf PORTC,SPARE ; set to external triggers (for first one)
   bcf PORTB,PULSEEN ; (should already be clear)
   bsf PORTB, PPSCLR ; clear the PPS latch that generates GATE0
   bcf PORTB, PPSCLR
   bsf PORTB, PULSEEN ; allow pulses to get out
   bcf INTCON,INTF ; clear external interrupt flag
   bsf INTCON,INTE ; enable external interrupt
   bsf INTCON,GIE; now turn it on and let it rip (the global int, that is)
    return
initsystem
    ; initialize all the pulse timers
           timerinit
    call
    ; initialize int_cnt and int_max_cnt from DPRAM to on-board RAM
            dpram_segcount ; get pointer to sequence count in DRPAM
   mo∨lw
    call
            readconfig ;get config data from that offset
   mo∨wf
            int_cnt
                       ;save in local copy of int_cnt
   movlw
            dpram_seqlength ;get the sequence length pointer for DPRAM
            readconfig ;get config data from that offset
    call
            int_max_cnt ;save in local copy of max_cnt
   movwf
    ; initialize the pll reference frequency
           dpram_pllrefhi
   mo∨lw
    call
            readconfia
   mo∨wf
            pll_hi
            dpram_pllrefmd
   mo∨lw
    call
            readconfig
            pll_md
   mo∨wf
   movlw
            dpram_pllreflo
    call
            readconfia
   mo∨wf
            pll_lo
    call
            pll
    ; initialize the pll output frequency
            dpram_pllfreqhi
   movlw
    call
            readconfig
   mo∨wf
            pll_hi
    movlw
            dpram_pllfreqmd
            readconfig
    call
```

```
movwf
        pll_md
        dpram_pllfreqlo
mo∨lw
        readconfia
call
        pll_lo
mo∨wf
call
        pll
; program the timers accounting for the correct trigger mode
 All modes:
                set delay in cnt0, mode5 (one shot)
        set prt in cnt1, mode2 (continuous)
        set seqdelay in cnt2, mode5 (one shot)
 note: in timer mode 2, set cnt0 for software triggered one-shot
; In trigger mode 1 (triggers), set PORTC, SPARE hi
; set the sync timer
        dpram_synclo
                        ;get the timer low byte pointer
mo∨lw
call
        readconfig ;get config data from that offset
                    ;put it to timer variable
mo∨wf
        timer_lo
        dpram_synchi
                        ;get the timer high byte pointer
mo∨lw
        readconfig ;get config data from that offset
call
mo∨wf
        timer_hi
                    ;put it to timer variable
movlw
        0x04
                    ;the timer chip number
        timer_chip ;set the timer chip number
mo∨wf
                    ;the timer chip number
movlw
        0x00
mo∨wf
        timer_num
                    ;set the timer chip number
                    ;set the timer mode (one shot)
movlw
        0x05
mo∨wf
        timer_mode ;put it to timer variable
call
        timer
; set the period timer for an arbitrary period so mode gets set
                    ;get the pointer to the first seg value
movlw
        0x00
call
        readsequence
                        ;get config data from that offset
        timer_lo
                    ; put it to timer variable
mo∨wf
movlw
        0x01
                    ;get the timer high byte pointer
        readsequence ; get config data from that offset
call
mo∨wf
        timer_hi
                    ;put it to timer variable
        0x04
                   ;the timer chip number
movlw
        timer_chip ;set the timer chip number
mo∨wf
                    ;the timer chip number
movlw
        0x01
mo∨wf
        timer_num
                    ;set the timer chip number
movlw
        0x02
                    ;set the timer mode (continuous)
mo∨wf
        timer_mode ;put it to timer variable
call
        timer
; now set all of the registers and timers for the first PRT
        timerisr
call
; set the sequence delay timer
        dpram_seqdello ;get the timer low byte pointer
movlw
        readconfig ;get config data from that offset
call
```

```
movwf
           timer_lo
                       ;put it to timer variable
   movlw
           dpram_seqdelhi ;get the timer high byte pointer
           readconfig ;get config data from that offset
   call
           timer_hi
                       ;put it to timer variable
   movwf
   movlw
           0x04
                       ;the timer chip number
           timer_chip ;set the timer chip number
   mo∨wf
   movlw
                       ;the timer number within chip
           0x02
   mo∨wf
           timer_num
                       ;set the timer number within chip
   movlw
           0x05
                       ;set the timer mode (one shot)
           timer_mode ;put it to timer variable
   mo∨wf
   call
           timer
; this may not be necessary here
    ; set the SPARE signal according to the timing mode
    ; TIMINGMODE 0 = CONTINUOUS
    : TIMINGMODE 1 = TRIGGERED
    ; TIMINGMODE 2 = SYNCED
   bcf PORTC, SPARE; set to internal triggers
           dpram_timermode
   mo∨lw
   call
           readconfig
   btfsc
           rw_data,0
   bsf PORTC, SPARE; set to external triggers
   return
main
       ; start exectution here
   bcf STATUS, RP1 ; Set to bank 0 or 1 (this should never change)
    ; initialize PORTA
   bcf STATUS,RP0 ;Set to bank 0
                       ;Set all bits to one
   movlw
           0XFF
   mo∨wf
           PORTA
                       ;Put pattern to the port
   bsf STATUS,RP0 ;Select bank 1
                       ;Set data direction bits (all outputs)
   movlw
           00X
   movwf
           TRISA
                       ;Move to port A control register
    ; initialize PORTB
   bcf STATUS, RP0 ; Set to bank 0
   movlw
           00X<sub>0</sub>0
                       ;Set all bits to zero
                       ;Put pattern to the port
   mo∨wf
           PORTB
   bsf STATUS, RP0 ; Select bank 1
   movlw
                       :Set data direction bits
           0X21
   mo∨wf
           TRISB
                       ;Move to port B control register
    ; initialize PORTC
   bcf STATUS,RP0 ;Set to bank 0
```

```
movlw
        0X03
                    ;Set two bits to one
mo∨wf
        PORTC
                    ;Put pattern to the port
bsf STATUS,RP0 ;Select bank 1
                    ;Set data direction bits
movlw
        08X
        TRISC
mo∨wf
                    ;Move to port C control register
; note PORTC ALATCH is nominally low
; initialize PORTD
bcf STATUS,RP0 ;Set to bank 0
movlw
        00X
                    ;Set all bits to zero
mo∨wf
        PORTD
                    ;Put pattern to the port
bsf STATUS, RP0 ; Select bank 1
                    ;Set data direction bits (all inputs)
movlw
        0XFF
movwf
        TRISD
                    ;Move to port D control register
: initialize PORTE
bcf STATUS,RP0 ;Set to bank 0
mo∨lw
        00X
                    ;Set all bits to zero
mo∨wf
        PORTE
                    ;Put pattern to the port
bsf STATUS, RP0 ; Select bank 1
movlw
        00X
                    ;Set data direction bits (all outputs)
mo∨wf
                    :Move to port E control register
        TRISE
movlw
        0x07
mo∨wf
        ADCON1
                    ;This must be set to allow port E to be digital I/O
bcf STATUS,RP0 ;Select bank 0 (this is assumed in many routines)
    ; initialize the SPI
                    ;this is the slowest rate (0x20 is highest)
movlw
        0x22
        SSPCON
mo∨wf
bsf STATUS, RP0 ; Select bank 1
movlw
        0x40
mo∨wf
        SSPSTAT
bcf STATUS,RP0 ;Select bank 0 (this is assumed in many routines)
; initialize and reset the pll
bcf PORTB, PLL_LE
                 ; do this just to be sure
movlw
        0x10
mo∨wf
        pll_hi
movlw
        0xFA
mo∨wf
        pll_md
mo∨lw
        0xD3
                ; Note: was 93 for digital lock detector
mo∨wf
        pll_lo
call
        pll
; fill up the configuration and sequence ram with some intial values
call initdpram
                    ; read in the DPRAM and set lots of things up
call initsystem
```

```
; now that timers are programmed, wait for them to stop
    call stop
    ; now start puting out pulses for testing purposes
    ; this can only be called before interrupts are enabled!
           clear_request ; clear the request flag (local and DPRAM)
    call
        call
                start
    ; keep reading in the request flag located at 0x3F
    ; When it is non-zero, then call "service"
    ; Clearing of the request flag is done elsewhere
        ; blink the LED's
blink
       movlw
                0x04
   xorwf
            PORTE, f
                  ; skip the host communication stuff
; goto mainskip1
        ; this used to be in the interrupt loop
                            ; read the PCI request flag from DPRAM and store it in local
        mo∨lw
               0x3F
memory
    bcf INTCON,INTE ; disable external interrupt
            readconfia
    call
    bsf INTCON,INTE ; enable external interrupt
    andlw
            0x01
    btfsc
            STATUS, Z
                       ; a request causes timer and interrupts to halt
    goto
            mainskip1
            service
    call
mainskip1
                 ; clear the watchdog timer
    clrwdt
    call
            wait
            blink
    goto
    END
                              ; directive 'end of program'
```