





CD54HC240, CD74HC240, CD74HC241, CD54HC244 CD74HC244, CD54HCT240, CD74HCT240, CD54HCT241 CD74HCT241, CD54HCT244, CD74HCT244

ZHCSPU7G - NOVEMBER 1998 - REVISED OCTOBER 2022



# CDx4HC240、CDx4HCT240、CD74HC241、CDx4HCT241、CDx4HC244、 CDx4HCT244 具有三态输出的高速 CMOS 逻辑八路缓冲器/线路驱动器

# 1 特性

- HC/HCT240 反相
- HC/HCT241 同相
- HC/HCT244 同相
- 当 V<sub>CC</sub> = 5V、C<sub>L</sub> = 15pF、T<sub>A</sub> = 25℃ 时, HC240 的传播延迟典型值为 8ns
- 三态输出
- 缓冲输入
- 高电流总线驱动器输出
- 扇出(在温度范围内)
  - 标准输出: 10 个 LSTTL 负载
  - 总线驱动器输出:15 个 LSTTL 负载
- 宽工作温度范围: 55℃ 至 125℃
- 平衡的传播延迟及转换时间
- 与 LSTTL 逻辑 IC 相比,可显著降低功耗
- HC 类型:
  - 工作电压为 2V 至 6V
  - 高抗噪性: 当 V<sub>CC</sub> = 5 V 时, N<sub>IL</sub> = 30%, N<sub>IH</sub> = V<sub>CC</sub> 的 30%
- HCT 类型:
  - 工作电压为 4.5 V 至 5.5 V
  - 直接 LSTTL 输入逻辑兼容性, V<sub>IL</sub> = 0.8V (最大值), V<sub>IH</sub> = 2V (最小值)
  - CMOS 输入兼容性, 当电压为 V<sub>OL</sub>、V<sub>OH</sub> 时, I<sub>L</sub> ≤ 1µA


### 2 说明

'HC240 和 'HCT240 是具有两个低电平有效输出使 能端的反相三态缓冲器。 CD74HC241、 HCT241、' HC244 和' HCT244 都是同相三态缓冲 器,区别仅在于 241 具有一个高电平有效和一个低电 平有效的输出使能端,而 244 具有两个低电平有效输 出使能端。全部三种类型都具有相同的引脚排列。

#### 封装信息

器件型号	封装(1)	封装尺寸 ( 标称值 )
CD74HC240	M ( SOIC , 20 )	12.80mm × 7.50mm
CD7411C240	E ( PDIP , 20 )	25.40mm × 6.35mm
CD54HC240	F ( CDIP , 20 )	26.92mm × 6.92mm
	M ( SOIC , 20 )	12.80mm × 7.50mm
CD74HCT240	E ( PDIP , 20 )	25.40mm × 6.35mm
	PW ( TSSOP , 20 )	6.50mm × 4.40mm
CD54HCT240	F ( CDIP , 20 )	26.92mm × 6.92mm
CD74HC241	M ( SOIC , 20 )	12.80mm × 7.50mm
CD7411C241	E ( PDIP , 20 )	25.40mm × 6.35mm
CD74HCT241	M ( SOIC , 20 )	12.80mm × 7.50mm
00741101241	E ( PDIP , 20 )	25.40mm × 6.35mm
CD54HCT241	F ( CDIP , 20 )	26.92mm × 6.92mm
CD74HC244	M ( SOIC , 20 )	12.80mm × 7.50mm
CD7411C244	E ( PDIP , 20 )	25.40mm × 6.35mm
CD54HC244	F ( CDIP , 20 )	26.92mm × 6.92mm
CD74HCT244	M ( SOIC , 20 )	12.80mm × 7.50mm
00741101244	E ( PDIP , 20 )	25.40mm × 6.35mm
CD54HCT244	F ( CDIP , 20 )	26.92mm × 6.92mm

如需了解所有可用封装,请参阅数据表末尾的可订购产品附 录。



引脚排列图

ZHCSPU7G - NOVEMBER 1998 - REVISED OCTOBER 2022



# **Table of Contents**


1 特性	1	7 Detailed Description	14
		7.1 Overview	
3 Revision History		7.2 Functional Block Diagram	14
4 Pin Configuration and Functions		8 Power Supply Recommendations	1 <mark>6</mark>
5 Specifications		9 Layout	
5.1 Absolute Maximum Ratings <sup>(1)</sup>		9.1 Layout Guidelines	
5.2 Recommended Operating Conditions		10 Device and Documentation Support	17
5.3 Thermal Information		10.1 接收文档更新通知	17
5.4 Electrical Characteristics '240	<mark>5</mark>	10.2 支持资源	17
5.5 Electrical Characteristics '241	6	10.3 Trademarks	
5.6 Electrical Characteristics '244	<mark>7</mark>	10.4 Electrostatic Discharge Caution	17
5.7 Switching Characteristics '240	9	10.5 术语表	17
5.8 Switching Characteristics '241	9	11 Mechanical, Packaging, and Orderable	
5.9 Switching Characteristics '244	10	Information	17
6 Parameter Measurement Information	12		
2 Pavision History			

# 3 Revision History

注:以前版本的页码可能与当前版本的页码不同	
Changes from Revision E (October 2004) to Revision F (February 2022)	Page
• 更新了整个文档中的编号、格式、表格、图和交叉参考,以反映现代数据表标准	1
Changes from Revision F (February 2022) to Revision G (October 2022)	Page
Changes from Revision 1 (1 cbruary 2022) to Revision 3 (October 2022)	ı ugc



# **4 Pin Configuration and Functions**



J, N, DW, or PW package 20-Pin CDIP, PDIP, SOIC, or TSSOP Top View



### **5 Specifications**

# 5.1 Absolute Maximum Ratings<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		- 0.5	7	V
I <sub>IK</sub>	Input clamp diode current	For $V_1 < -0.5 \text{ V or } V_1 > V_{CC} + 0.5 \text{ V}$		±20	mA
I <sub>OK</sub>	Output clamp diode current	For $V_O < -0.5 \text{ V}$ or $V_O > V_{CC} + 0.5 \text{ V}$		±20	mA
Io	Drain current, per output	For - 0.5 V < V <sub>O</sub> < V <sub>CC</sub> + 0.5 V		±35	mA
Io	Output source or sink current per output pin	For $V_O > -0.5 \text{ V}$ or $V_O < V_{CC} + 0.5 \text{ V}$		±25	mA
I <sub>CC</sub>	Continuous current through V <sub>CC</sub> or GND	·		±70	mA
TJ	Junction temperature			150	$^{\circ}$
T <sub>stg</sub>	Storage temperature range		- 65	150	${\mathbb C}$
	Lead temperature (Soldering 10s) (SOIC - lead t	ips only)		300	${\mathbb C}$

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### **5.2 Recommended Operating Conditions**

			MIN	MAX	UNIT
V	Supply voltage range	HC types	2	6	V
V <sub>CC</sub>	Supply voltage range	HCT types	4.5	5.5	v
V <sub>I</sub> , V <sub>O</sub>	Input or output voltage		0	V <sub>CC</sub>	V
		2 V		1000	
t <sub>t</sub>	Input rise and fall time	4.5 V		500	ns
		6 V		400	
T <sub>A</sub>	Temperature range	·	- 55	125	${\mathbb C}$

#### 5.3 Thermal Information

		DW (SOIC)	DB (SSOP)	N (PDIP)	NS (SO)	PW (TSSOP)	
THERMAL	METRIC	20 PINS	20 PINS	20 PINS	20 PINS	20 PINS	UNIT
R <sub>0</sub> JA	Junction-to-ambient thermal resistance <sup>(1)</sup>	109.1	122.7	84.6	113.4	131.8	°C/W
R <sub>θ JC (top)</sub>	Junction-to-case (top) thermal resistance	76	81.6	72.5	78.6	72.2	°C/W
R <sub>0</sub> JB	Junction-to-board thermal resistance	77.6	77.5	65.3	78.4	82.8	°C/W
ΨЈТ	Junction-to-top characterization parameter	51.5	46.1	55.3	47.1	21.5	°C/W
ΨЈВ	Junction-to-board characterization parameter	77.1	77.1	65.2	78.1	82.4	°C/W
R <sub>θ</sub> JC (bot)	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	N/A	N/A	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.



#### 5.4 Electrical Characteristics '240

	PARAMETER	TEST	V <sub>cc</sub> (V)		<b>25℃</b>		- 40℃ to	85℃	- 55℃ to	<b>125℃</b>	UNIT
	PARAMETER	CONDITIONS <sup>(2)</sup>	VCC (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
HC TY	PES										
	High level input		2	1.5			1.5		1.5		
$V_{IH}$	voltage		4.5	3.15			3.15		3.15		V
	-		6	4.2			4.2		4.2		
	Low level input		2			0.5		0.5		0.5	
$V_{IL}$	voltage		4.5			1.35		1.35		1.35	V
			6			1.8		1.8		1.8	
	High level output	I <sub>OH</sub> = - 20 μA	2	1.9			1.9		1.9		
	voltage	I <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		
$V_{OH}$		I <sub>OH</sub> = - 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		
	voltage	I <sub>OH</sub> = - 7.8 mA	6	5.48			5.34		5.2		
	Low lovel output	I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	
	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
$V_{OL}$	voltago	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	
	voltage	I <sub>OL</sub> = 7.8 mA	6			0.26		0.33		0.4	
ı	Input leakage current	$V_I = V_{CC}$ or GND	6			±0.1		±1		±1	μ <b>Α</b>
СС	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			8		80		160	μ <b>А</b>
l <sub>oz</sub>	Three-state leakage current		6			±0.5		±0.5		±10	μА
нст т	YPES					'		'		,	
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
. ,	High level output voltage	V <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		
V <sub>OH</sub>	High level output voltage	V <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		V
	Low level output voltage	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
V <sub>OL</sub>	Low level output voltage	V <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	V
 	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1		±1		±1	μ <b>А</b>
cc	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		80		160	μ <b>Α</b>
OZ	Three-state leakage current		5.5			±0.5		±5		±10	μ <b>Α</b>
		nA0 - A3 inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	540		675		735	μ <b>Α</b>
∆ I <sub>CC</sub>	Additional supply current per input pin	1 <del>OE</del> inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	252		315		343	μ Α
		2 <del>0E</del> inputs held at V <sub>CC</sub> − 2.1	4.5 to 5.5		100	252		315		343	μ <b>Α</b>

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_1$  = 2.4 V,  $V_{CC}$  = 5.5 V) specification is 1.8 mA.



(2)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

#### 5.5 Electrical Characteristics '241

	PARAMETER	TEST	V 00		<b>25</b> ℃		- 40℃ to	85℃	- 55℃ to	125℃	UNIT
	PARAMETER	CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
нс тү	'PES										
			2	1.5			1.5		1.5		
$V_{IH}$	High level input voltage		4.5	3.15			3.15		3.15		V
	, smage		6	4.2			4.2		4.2		
	1 1 1 4		2			0.5		0.5		0.5	
$V_{IL}$	Low level input voltage		4.5			1.35		1.35		1.35	V
	ŭ		6			1.8		1.8		1.8	
	I Bala I and a stand	I <sub>OH</sub> = - 20 μA	2	1.9			1.9		1.9		
	High level output voltage	I <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		
$V_{OH}$	voitage	I <sub>OH</sub> = - 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		
	voltage	I <sub>OH</sub> = - 7.8 mA	6	5.48	,		5.34		5.2		
		I <sub>OL</sub> = 20 μA	2		,	0.1		0.1		0.1	
	Low level output	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
$V_{OL}$	voltage	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	
	voltage	I <sub>OL</sub> = 7.8 mA	6			0.26		0.33		0.4	
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			±0.1		±1		±1	μА
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			8		80		160	μ <b>A</b>
l <sub>OZ</sub>	Three-state leakage current		6			±0.5		±0.5		±10	μ <b>А</b>
нст т	YPES				,						
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
.,	High level output voltage	V <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		.,
V <sub>OH</sub>	High level output voltage	V <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		V
.,	Low level output voltage	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	.,
V <sub>OL</sub>	Low level output voltage	V <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	V
I <sub>I</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1		±1		±1	μ <b>A</b>
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		80		160	μА
I <sub>OZ</sub>	Three-state leakage current		5.5			±0.5		±5		±10	μ <b>А</b>



### 5.5 Electrical Characteristics '241 (continued)

	PARAMETER	TEST	V <sub>cc</sub> (V)	V <sub></sub> (V) 25℃			-40℃ to 85℃		- 55℃ to 125℃		UNIT
	TAKAMETEK	CONDITIONS <sup>(2)</sup>	• 66 (•)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	Olviii
		nA0 - A3 inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	252		315		343	μ <b>А</b>
∆ I <sub>CC</sub>	Additional supply current per input pin	1 <del>OE</del> inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	252		315		343	μ <b>А</b>
		20E inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	540		675		735	μ <b>А</b>

- (1) For dual-supply systems theoretical worst case ( $V_1$  = 2.4 V,  $V_{CC}$  = 5.5 V) specification is 1.8 mA.
- (2)  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.

#### 5.6 Electrical Characteristics '244

	PARAMETER	TEST	V (V)		<b>25℃</b>		-40℃ to	85℃	- 55℃ to	125℃	UNIT
	PARAMETER	CONDITIONS <sup>(2)</sup>	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
нс тү	PES							,			
			2	1.5			1.5		1.5		
$V_{IH}$	High level input voltage		4.5	3.15			3.15		3.15		V
			6	4.2			4.2		4.2		
	Landandian		2			0.5		0.5		0.5	
$V_{IL}$	Low level input voltage		4.5			1.35		1.35		1.35	V
	ŭ		6			1.8		1.8		1.8	
	Lligh lovel output	I <sub>OH</sub> = - 20 μA	2	1.9			1.9		1.9		
	High level output voltage	I <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		
$V_{OH}$	Vollago	I <sub>OH</sub> = - 20 μA	6	5.9			5.9		5.9		V
	High level output	I <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		
	voltage	I <sub>OH</sub> = - 7.8 mA	6	5.48			5.34		5.2		
		I <sub>OL</sub> = 20 μA	2			0.1		0.1		0.1	
	Low level output voltage	I <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	
$V_{OL}$	voitage	I <sub>OL</sub> = 20 μA	6			0.1		0.1		0.1	V
	Low level output	I <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	
	voltage	I <sub>OL</sub> = 7.8 mA	6			0.26		0.33		0.4	
l <sub>l</sub>	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	6			±0.1		±1		±1	μА
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	6	,	,	8		80		160	μ <b>A</b>
l <sub>OZ</sub>	Three-state leakage current		6			±0.5		±0.5		±10	μА
нст т	YPES							'		,	
V <sub>IH</sub>	High level input voltage		4.5 to 5.5	2			2		2		V
V <sub>IL</sub>	Low level input voltage		4.5 to 5.5			0.8		0.8		0.8	V
,	High level output voltage	V <sub>OH</sub> = - 20 μA	4.5	4.4			4.4		4.4		V
V <sub>OH</sub>	High level output voltage	V <sub>OH</sub> = - 6 mA	4.5	3.98			3.84		3.7		V



# 5.6 Electrical Characteristics '244 (continued)

	PARAMETER	TEST	V <sub>cc</sub> (V)		<b>25℃</b>		-40℃ to	85℃	- 55℃ to	<b>125℃</b>	UNIT
	I ANAME I EN	CONDITIONS <sup>(2)</sup>	•66(•)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	0.411
V <sub>OL</sub>	Low level output voltage	V <sub>OL</sub> = 20 μA	4.5			0.1		0.1		0.1	V
VOL	Low level output voltage	V <sub>OL</sub> = 6 mA	4.5			0.26		0.33		0.4	v
II	Input leakage current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			±0.1	-	±1		±1	μА
I <sub>CC</sub>	Supply current	V <sub>I</sub> = V <sub>CC</sub> or GND	5.5			8		80		160	μА
I <sub>OZ</sub>	Three-state leakage current		5.5			±0.5		±5		±10	μ <b>А</b>
		nA0 - A3 inputs held at V <sub>CC</sub> - 2.1	4.5 to 5.5		100	252		315		343	μ <b>А</b>
Δ I <sub>CC</sub>	Additional supply current per input pin	1 <del>OE</del> inputs held at V <sub>CC</sub> − 2.1	4.5 to 5.5		100	252		315		343	μ <b>А</b>
		2 <del>OE</del> inputs held at V <sub>CC</sub> − 2.1	4.5 to 5.5		100	252		315		343	μ <b>А</b>

<sup>(1)</sup> For dual-supply systems theoretical worst case ( $V_I = 2.4 \text{ V}$ ,  $V_{CC} = 5.5 \text{ V}$ ) specification is 1.8 mA.

<sup>(2)</sup>  $V_I = V_{IH}$  or  $V_{IL}$ , unless otherwise noted.



# 5.7 Switching Characteristics '240

 $C_L$  = 50 pF, Input  $t_r$ ,  $t_f$  = 6 ns

	DADAMETED	V 00		<b>25℃</b>		- 40	°C to 85	°C	- 55	C to 125	c	UNIT
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII
HC TY	PES											
		2			100			125			150	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay  Data to outputs	4.5		8 <sup>(3)</sup>	20			25			30	ns
PHL	Data to outputs	6			17			21			26	
		2			150			190			225	
t <sub>THL</sub> ,	Output enable and disable	4.5			30			38			45	
t <sub>TLH</sub>	time	5		12								ns
		6			26			33			38	
		2			60			75			90	
t <sub>TLH</sub> , t <sub>THL</sub>	Output transition time	4.5			12			15			18	ns
THL		6			10			13			15	
Cı	Input capacitance		10		10			10			10	pF
Co	Three-state output capacitance				20			20			20	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		38 <sup>(3)</sup>								pF
HCT T	YPES				•							
t <sub>PHL</sub> , t <sub>PLH</sub>	Data to outputs	4.5		9 <sup>(3)</sup>	22			28			33	ns
t <sub>TLH</sub> , t <sub>THL</sub>	Output enable and disable times	4.5			30			38			45	ns
t <sub>THL</sub> , t <sub>TLH</sub>	Output transition time	4.5			12			15			18	ns
Cı	Input capacitance		10		10			10			10	pF
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		40								pF

C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.

 $P_D = V_{CC}^{2}f_i$  ( $C_{PD} + C_L$ ) where  $f_i$  = input frequency,  $f_O$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.  $C_L$  = 15 pF and  $V_{CC}$  = 5 V. (2)



### 5.8 Switching Characteristics '241

 $C_L = 50 \text{ pF}$ , Input  $t_r$ ,  $t_f = 6 \text{ ns}$ 

	DADAMETED	V 00		<b>25</b> ℃		- 40	℃ to 85	°C	- 55	℃ to 125℃		UNIT	
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNIT	
HC TY	PES												
		2			110			140			165		
t <sub>PLH</sub> , t <sub>PHL</sub>		4.5		9 <sup>(3)</sup>	22			28			33	ns	
PHL Data to outputs	6			19			24			28			
		2			150		,	190			225		
$\begin{array}{ll} t_{THL}, & \text{Output enable and disable} \\ t_{TLH} & \text{time} \end{array}$	4.5			30			38			45			
	time	5		12								ns	
	6			26			33			38			
t <sub>TLH</sub> , Output tra		2			60	,		75			90		
	Output transition time	4.5			12			15			18	ns	
		6			10			13			15		
Cı	Input capacitance		10		10			10			10	pF	
Co	Three-state output capacitance				20			20			20	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		34 <sup>(3)</sup>								pF	
нст т	YPES												
t <sub>PHL</sub> , t <sub>PLH</sub>	Data to outputs	4.5		10 <sup>(3)</sup>	25			31			38	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Output enable and disable times	4.5			30			38			45	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Output transition time	4.5			12			15			18	ns	
Cı	Input capacitance		10		10			10			10	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		38								pF	

<sup>(1)</sup>  $C_{PD}$  is used to determine the dynamic power consumption, per channel.

<sup>(2)</sup>  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $f_O$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

<sup>(3)</sup>  $C_L = 15 \text{ pF and } V_{CC} = 5 \text{ V}.$ 



# 5.9 Switching Characteristics '244

 $C_L$  = 50 pF, Input  $t_r$ ,  $t_f$  = 6 ns

PARAMETER		V 00		<b>25℃</b>		- 40	℃ to 85	C	- 55	UNIT			
	PARAMETER	V <sub>CC</sub> (V)	MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNII	
HC TY	PES												
		2			110			140			165		
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay Data to outputs	4.5		9 <sup>(3)</sup>	22			28			33	ns	
PHL	Data to outputs	6			19			24			28		
		2			150		,	190			225		
t <sub>THL</sub> ,	Output enable and disable	4.5			30			38			45		
t <sub>TLH</sub> time	time	5		12								ns	
		6			26			33			38		
t <sub>TLH</sub> , t <sub>THL</sub>		2			60			75			90		
	Output transition time	4.5			12		,	15			18	ns	
		6			10			13			15		
Cı	Input capacitance		10		10			10			10	pF	
Co	Three-state output capacitance				20			20			20	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		46 <sup>(3)</sup>								pF	
HCT T	YPES												
t <sub>PHL</sub> , t <sub>PLH</sub>	Data to outputs	4.5		10 <sup>(3)</sup>	25			31			38	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Output enable and disable times	4.5			30			38			45	ns	
t <sub>THL</sub> , t <sub>TLH</sub>	Output transition time	4.5			12			15			18	ns	
Cı	Input capacitance		10		10			10			10	pF	
C <sub>PD</sub>	Power dissipation capacitance <sup>(1)</sup> (2)	5		40								pF	

<sup>(1)</sup> C<sub>PD</sub> is used to determine the dynamic power consumption, per channel.

<sup>(2)</sup>  $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$  where  $f_i$  = input frequency,  $f_O$  = output frequency,  $C_L$  = output load capacitance,  $V_{CC}$  = supply voltage.

<sup>(3)</sup>  $C_L = 15 \text{ pF and } V_{CC} = 5 \text{ V}.$ 




#### **6 Parameter Measurement Information**

Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  1 MHz,  $Z_O$  = 50  $\Omega$ ,  $t_t$  < 6 ns.


For clock inputs, f<sub>max</sub> is measured when the input duty cycle is 50%.

The outputs are measured one at a time with one input transition per measurement.




(1) C<sub>L</sub> includes probe and test-fixture capacitance.

图 6-1. Load Circuit for 3-State Outputs




(1) The greater between  $t_{\text{PLH}}$  and  $t_{\text{PHL}}$  is the same as  $t_{\text{pd}}$ .

图 6-2. Voltage Waveforms, Propagation Delays for Standard CMOS Inputs



- (1) S1 = CLOSED; S2 = OPEN.
- (2) S1 = OPEN; s2 = CLOSED.
- (3)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- (4) t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.


图 6-3. Voltage Waveforms, Standard CMOS Inputs
Propagation Delays




(1) The greater between  $t_{\text{r}}$  and  $t_{\text{f}}$  is the same as  $t_{\text{t}}$ .

图 6-4. Voltage Waveforms, Input and Output Transition Times for Standard CMOS Inputs





(1) The greater between t<sub>PLH</sub> and t<sub>PHL</sub> is the same as t<sub>pd</sub>. 图 6-5. Voltage Waveforms, Propagation Delays for TTL-Compatible Inputs



- (1)  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- (2)  $t_{\mbox{\scriptsize PZL}}$  and  $t_{\mbox{\scriptsize PZH}}$  are the same as  $t_{\mbox{\scriptsize en}}.$

图 6-6. Voltage Waveforms, TTL-Compatible CMOS Inputs Propagation Delays

# 7 Detailed Description

#### 7.1 Overview

The 'HC240 and 'HCT240 are inverting three-state buffers having two active-low output enables. The CD74HC241, 'HC241, 'HC244 and 'HCT244 are non-inverting threestate buffers that differ only in that the 241 has one active-low output enable, and the 244 has two active-low output enables. All three types have identical pinouts.

#### 7.2 Functional Block Diagram




图 7-1. Functional Block Diagram '240




图 7-2. Functional Block Diagram '241






图 7-3. Functional Block Diagram '244

ZHCSPU7G - NOVEMBER 1998 - REVISED OCTOBER 2022



### 8 Power Supply Recommendations

The power supply can be any voltage between the minimum and maximum supply voltage rating located in the *Recommended Operating Conditions*. Each  $V_{CC}$  terminal should have a good bypass capacitor to prevent power disturbance. A 0.1-  $\mu$  F capacitor is recommended for this device. It is acceptable to parallel multiple bypass capacitors to reject different frequencies of noise. The 0.1-  $\mu$  F and 1-  $\mu$  F capacitors are commonly used in parallel. The bypass capacitor should be installed as close to the power terminal as possible for best results.

### 9 Layout

#### 9.1 Layout Guidelines

When using multiple-input and multiple-channel logic devices, inputs must not ever be left floating. In many cases, functions or parts of functions of digital logic devices are unused; for example, when only two inputs of a triple-input AND gate are used or only 3 of the 4 buffer gates are used. Such unused input pins must not be left unconnected because the undefined voltages at the outside connections result in undefined operational states. All unused inputs of digital logic devices must be connected to a logic high or logic low voltage, as defined by the input voltage specifications, to prevent them from floating. The logic level that must be applied to any particular unused input depends on the function of the device. Generally, the inputs are tied to GND or  $V_{CC}$ , whichever makes more sense for the logic function or is more convenient.



# 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

#### 10.1 接收文档更新通知

要接收文档更新通知,请导航至 ti.com 上的器件产品文件夹。点击*订阅更新* 进行注册,即可每周接收产品信息更 改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### 10.2 支持资源

TI E2E™ 支持论坛是工程师的重要参考资料,可直接从专家获得快速、经过验证的解答和设计帮助。搜索现有解答或提出自己的问题可获得所需的快速设计帮助。

链接的内容由各个贡献者"按原样"提供。这些内容并不构成 TI 技术规范,并且不一定反映 TI 的观点;请参阅 TI 的《使用条款》。

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

所有商标均为其各自所有者的财产。

#### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.5 术语表

TI术语表本术语表列出并解释了术语、首字母缩略词和定义。

### 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD54HC240F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8407401RA CD54HC240F3A	Samples
CD54HC244F	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HC244F	Samples
CD54HC244F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8409601RA CD54HC244F3A	Samples
CD54HCT240F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8550501RA CD54HCT240F3A	Samples
CD54HCT241F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT241F3A	Samples
CD54HCT244F	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	CD54HCT244F	Samples
CD54HCT244F3A	ACTIVE	CDIP	J	20	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	8513001RA CD54HCT244F3A	Samples
CD74HC240E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC240E	Samples
CD74HC240M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC240M	Samples
CD74HC240M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC240M	Samples
CD74HC241E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC241E	Samples
CD74HC241M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC241M	Samples
CD74HC241M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC241M	Samples
CD74HC244E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC244E	Samples
CD74HC244EE4	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HC244E	Samples
CD74HC244M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC244M	Samples
CD74HC244M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC244M	Samples
CD74HC244M96E4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC244M	Samples





Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD74HC244M96G4	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HC244M	Samples
CD74HCT240E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT240E	Samples
CD74HCT240EE4	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT240E	Samples
CD74HCT240M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT240M	Samples
CD74HCT240M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT240M	Samples
CD74HCT240PW	ACTIVE	TSSOP	PW	20	70	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK240	Samples
CD74HCT240PWR	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK240	Samples
CD74HCT240PWT	ACTIVE	TSSOP	PW	20	250	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HK240	Samples
CD74HCT241E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT241E	Samples
CD74HCT241M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT241M	Samples
CD74HCT241M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT241M	Samples
CD74HCT244E	ACTIVE	PDIP	N	20	20	RoHS & Non-Green	NIPDAU	N / A for Pkg Type	-55 to 125	CD74HCT244E	Samples
CD74HCT244M	ACTIVE	SOIC	DW	20	25	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT244M	Samples
CD74HCT244M96	ACTIVE	SOIC	DW	20	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-55 to 125	HCT244M	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

# PACKAGE OPTION ADDENDUM

www.ti.com 18-Oct-2022

**Green:** TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD54HC240, CD54HC244, CD54HCT240, CD54HCT241, CD54HCT244, CD74HC240, CD74HC244, CD74HCT240, CD74HCT241, CD74HCT244:


- Catalog: CD74HC240, CD74HC244, CD74HCT240, CD74HCT241, CD74HCT244
- Military: CD54HC240, CD54HC244, CD54HCT240, CD54HCT241, CD54HCT244

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications



#### TAPE AND REEL INFORMATION



# TAPE DIMENSIONS KO PI BO BO Cavity AO

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD74HC240M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC241M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HC244M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT240M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT240PWR	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CD74HCT240PWT	TSSOP	PW	20	250	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1
CD74HCT241M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1
CD74HCT244M96	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1






\*All dimensions are nominal

Device	Device Package Type		Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD74HC240M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HC241M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HC244M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT240M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT240PWR	TSSOP	PW	20	2000	356.0	356.0	35.0
CD74HCT240PWT	TSSOP	PW	20	250	356.0	356.0	35.0
CD74HCT241M96	SOIC	DW	20	2000	367.0	367.0	45.0
CD74HCT244M96	SOIC	DW	20	2000	367.0	367.0	45.0



#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
CD74HC240E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC240M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HC241E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC241M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HC244E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC244EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74HC244M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT240E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT240EE4	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT240M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT240PW	PW	TSSOP	20	70	530	10.2	3600	3.5
CD74HCT241E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT241M	DW	SOIC	20	25	507	12.83	5080	6.6
CD74HCT244E	N	PDIP	20	20	506	13.97	11230	4.32
CD74HCT244M	DW	SOIC	20	25	507	12.83	5080	6.6

#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.





SOIC



- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE PACKAGE



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# 重要声明和免责声明

TI"按原样"提供技术和可靠性数据(包括数据表)、设计资源(包括参考设计)、应用或其他设计建议、网络工具、安全信息和其他资源,不保证没有瑕疵且不做出任何明示或暗示的担保,包括但不限于对适销性、某特定用途方面的适用性或不侵犯任何第三方知识产权的暗示担保。

这些资源可供使用 TI 产品进行设计的熟练开发人员使用。您将自行承担以下全部责任:(1) 针对您的应用选择合适的 TI 产品,(2) 设计、验证并测试您的应用,(3) 确保您的应用满足相应标准以及任何其他功能安全、信息安全、监管或其他要求。

这些资源如有变更,恕不另行通知。TI 授权您仅可将这些资源用于研发本资源所述的 TI 产品的应用。严禁对这些资源进行其他复制或展示。您无权使用任何其他 TI 知识产权或任何第三方知识产权。您应全额赔偿因在这些资源的使用中对 TI 及其代表造成的任何索赔、损害、成本、损失和债务,TI 对此概不负责。

TI 提供的产品受 TI 的销售条款或 ti.com 上其他适用条款/TI 产品随附的其他适用条款的约束。TI 提供这些资源并不会扩展或以其他方式更改 TI 针对 TI 产品发布的适用的担保或担保免责声明。

TI 反对并拒绝您可能提出的任何其他或不同的条款。

邮寄地址:Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022,德州仪器 (TI) 公司