

Smart Quad Channel Low-Side Switch

Features Product Summary

- Shorted Circuit Protection
- Overtemperature Protection
- Overvoltage Protection
- Parallel Control of the Inputs (PWM Applications)
- Separate Diagnostic Pin for Each Channel
- Power SO 20 Package with integrated cooling area
- Standby mode with low current consumption
- μC compatible Input
- Electrostatic Discharge (ESD) Protection

·			
Supply voltage	Vs	4.8 - 32	2 V
Drain source voltage	$V_{DS(AZ)max}$	60	V
On resistance	R _{ON 1,2}	0.2	Ω
	R _{ON 3,4}	0.35	Ω
Output current	I _{D 1,2}	2 x 5	Α
	$I_{D 3,4}$	2 x 3	Α

Application


- All kinds of resistive and inductive loads (relays, electromagnetic valves)
- μC compatible power switch for 12 and 24 V applications
- Solenoid control switch in automotive and industrial control systems
- Robotic Controls



General description

Quad channel Low-Side-Switch (2x5A/2x3A) in Smart Power Technology (SPT) with four separate inputs and four open drain DMOS output stages. The TLE 6217 GP is fully protected by embedded protection functions and designed for automotive and industrial applications. Each channel has its own status signal for diagnostic feedback. Therefore the TLE 6217 GP is particularly suitable for ABS or Powertrain Systems.


Block Diagram







Pin Configuration (Top view)



P - DSO - 20 - 12


Pin Description

Pin	Symbol	Function
1	GND	Ground
2	OUT1	Power Output channel 1
3	ST1	Status Output channel 1
4	IN4	Control Input channel 4
5	VS	Supply Voltage
6	STBY	Standby
7	IN3	Control Input channel 3
8	ST2	Status Output channel 2
9	OUT2	Power Output channel 2
10	GND	Ground
11	GND	Ground
12	OUT3	Power Output channel 3
13	ST3	Status Output channel 3
14	IN2	Control Input channel 2
15	GND	Ground Logic
16	ENA	Enable Input for all four channels
17	IN1	Control Input channel 1
18	ST4	Status Output channel 4
19	OUT4	Power Output channel 4
20	GND	Ground

Heat slug internally connected to ground pins



Detailed Block Diagram





Maximum Ratings for $T_j = -40$ °C to 150°C

The maximum ratings may not be exceeded under any circumstances, not even momentarily and individually, as permanent damage to the IC will result.

Parameter	Symbol	Values	Unit
Supply voltage	$V_{\rm S}$	-0.3 + 40	V
Continuous drain source voltage (OUT1OUT4)	$V_{ m DS}$	40	V
Input voltage IN1 to IN4, ENA	V_{IN},V_{ENA}	- 1.5 + 6	V
Input voltage STBY	V_{STBY}	- 0.3 + 40	
Status output voltage	V_{ST}	- 0.3 + 32	V
Operating temperature range	$T_{\rm j}$	- 40 + 150	°C
$\Sigma t = 30 \text{ min}$	$T_{\rm j}$	175	
$\Sigma t = 15 \text{ min}$	$T_{\rm j}$	190	
Storage temperature range	$T_{ m stg}$	- 55 + 150	
Output current per channel	$I_{D(lim)}$	overload	Α
		shutdown	
Output current at reversal supply	I _{D 1,2}	- 4	Α
	I _{D 3,4}	- 2	
Status output current	I _{ST}	- 5 + 5	mA
Inductive load switch off energy (single pulse) $T_j = 25$ °C	<i>E</i> _{AS}	50	mJ
Electrostatic Discharge Voltage (HBM) according to MIL STD 883D, method 3015.7 and EOS/ESD assn. Standard S5.1 – 1993 Output 1-4 Pins All other Pins	V _{ESD}	4000 2000	V
Thermal resistance			K/W
junction - case (die soldered on the frame)	R_{thJC}	2	
Maximum operating lifetime (according to "Ambient thermal conditions")	t_b	10000	h

Ambient thermal conditions

T _{Ambient} temperature range	operating periods
-40 °C	2 %
-20 °C	10 %
25 °C	24 %
60 °C	34 %
80 °C	24 %
100 °C	5 %
> 120 °C	1 %



Flactrical Characteristics

Parameter and Conditions		Symbol	Values			Unit
$V_S = 4.8 \text{ to } 18 \text{ V} ; T_j = -40 \text{ °C to } + 150 \text{ °C}$			min	typ	max	
(unless otherwise specified) 1. Power Supply (V _S)						
Supply current (Outputs ON)		Is			8	mA
Supply current (Outputs OFF)		I _S			4	mA
$V_{ENA} = L$, $V_{STBY} = H$		l'S			7	111/
Standby current	$V_{STBY} = L$	Is			10	μA
Operating voltage	*31B1 –	V _S	4.8		32	V
2. Power Outputs		<u> </u>	1 1			
ON state resistance Channel 1,2	T _i = 25 ° C	R _{DS(ON)}		0.2		Ω
$I_D = 1A$; $V_S \ge 9.5 \text{ V}$	$T_i = 150^{\circ}C$	1 -00(014)			0.5	
ON state resistance Channel 3,4	T _i = 25 ° C	R _{DS(ON)}		0.35		Ω
$I_D = 1A; V_S \ge 9.5 \text{ V}$	$T_{i} = 150^{\circ}C$				0.75	
Z-Diode clamping voltage (OUT14)	l _D ≥ 100 mA	$V_{\rm DS(AZ)}$	45		60	V
Pull down current V _{STBY} :	= H, V _{IN} = L	I _{PD}	10	20	50	μΑ
Output Leakage Current	VSTBY = L	<i>I</i> _{DIk}				
•	C150°C st at 25°C				5 1	μA μA
Output turn on delay time ¹	$I_D = 1 A$	<i>t</i> on	0	5	20	μs
Output turn off delay time ¹	$I_D = 1 A$	$t_{ m off}$	0	10	30	
Output on fall time ¹	$I_D = 1 A$	<i>t</i> _{fall}	3	10	30	
Output off rise time ¹	$I_D = 1 A$	$t_{\sf rise}$	3	10	30	
Overload switch-off delay time ¹		$t_{ m DSO}$	20		100	
Output off status delay time ²		t_{D}	500	1200	3000	
Failure extension Time for Status Report		<i>t</i> _{D-failure}	500	1200	3000	
Input Suppression Time		t _{D-IN}	500	1200	3000	
Open Load (off) filtering Time ²		$t_{\text{fOL}(\text{off})}$	10	30	100	
3. Digital Inputs (IN1, IN2, IN3, IN4, ENA)						
Input low voltage		V_{INL}	- 0.3		1.0	V
Input high voltage		V_{INH}	2.0		6.0	V
Input voltage hysteresis ²		V_{INHys}	50	100		mV
Input pull down current $V_{IN} = 5 \text{ V}$	′; V _S ≥ 6.5 V	I _{IN}	10	30	60	μA
Enable pull down current $V_{ENA} = 5 \text{ V}$	$V; V_{S} \ge 6.5 \text{ V}$	I ENA	10	20	40	μΑ
4. Digital Status Outputs (ST1 - ST4) Op	en Drain					
Output voltage low	$I_{ST} = 2 \text{ mA}$	V _{STL}			0.5	V
Leakage current high		<i>I</i> _{STH}			2	μΑ

۷5 Page 6 of 20 30. 07. 2002

 $^{^1}$ See timing diagram, resistive load condition; $\rm V_S \ge 9~V$ 2 This parameter will not be tested but assured by design



Electrical Characteristics

Parameter and Conditions		Symbol	Values			Unit
$V_S = 4.8$ to 18 V; $T_j = -40$ °C to + 150 °C (unless otherwise specified)			min	typ	max	
5. Standby Input (STBY)		<u>I</u>		1	1	
Input low voltage		V_{STBY}	0		1	V
Input high voltage		V_{STBY}	3.5		Vs	V
Input current	$V_{STBY} = 18 \text{ V}$	<i>I</i> _{STBY}			300	μΑ
6. Diagnostic Functions						
Open load detection voltage	$V_S \geq 6.5 \; V$	$V_{\rm DS(OL)}$	0.3*V _s	0.33*V _s	0.36*V _s	V
$V_{ENA} = X, V_{IN} = L$						
Open load detection current channel 1,2	$V_{\text{S}} \geq 6.5 \text{ V}$	<i>I</i> _{D(OL) 1,2}	100		240	mA
$V_{ENA} = V_{IN} = H$						
Open load detection current channel 3,4	$V_S \geq 6.5 \ V$	<i>I</i> _{D(OL) 3,4}	100		240	mA
$V_{ENA} = V_{IN} = H$						
Overload Current channel 1, 2	$Vs \ge 6.5 V$	<i>I</i> _{D(lim) 1,2}	5	7.5		Α
Overload Current channel 3, 4	Vs≥6.5 V	<i>I</i> _{D(lim) 3,4}	3	5		Α
Overtemperature shutdown threshold ²		\mathcal{T}_{th}	170		200	°C
Hysteresis		T_{hys}		10		K
Pulse Width for static diagnostic output		t_{IN}			500	μs

V5 Page 7 of 20 30. 07. 2002

 $^{^{\}rm 2}\,\mbox{This}$ parameter will not be tested but assured by design

Infineon technologies

Preliminary Datasheet TLE 6217

Application Description

This IC is especially designed to drive inductive loads (relays, electromagnetic valves). Integrated clamp-diodes limit the output voltage when inductive loads are discharged.

Four open-drain logic outputs indicate the status of the integrated circuit. The following conditions are monitored and signalled:

- Overloading of output (also shorted load to supply) in active mode
- Open and shorted load to ground in active and inactive mode
- Overtemperature

Circuit Description

Input Circuits

The control and enable inputs, both active high, consist of schmitt triggers with hysteresis. All inputs are provided with pull-down current sources. Not connected inputs are interpreted as low and the respective output stages are switched off.

In <u>standby mode</u> (STBY = LOW) the current consumption is greatly reduced.

The circuit is active when STBY = HIGH.

If the standby function is not used, it is allowed to connect the standby pin directly to VS. <u>Status Signals</u>: The status signals are undefined for 2ms after a power up event or a STBY low to high transition.

Output Stages

The four power outputs consist of DMOS-power transistors with open drains. The output stages are short circuit protected throughout the operating range. Each output has it's own zenerclamp. This causes a voltage limitation at the power transistor when inductive loads are switched off. Parallel to the DMOS transistors there are internal pull down current sources. They are provided to detect an open load condition in the off state. They will be disconnected in the standby mode. Due to EMI measures there is an internal zenerclamp in parallel to the output stage. It gets active above 33V drain source voltage. This leads to an increasing leakage current up to 1 mA @ $V_{DS} = 40V$.

Protective Circuits

The outputs are protected against current overload and overtemperature. If the output current increases above the overload detection threshold b_0 for a longer time then b_{SO} or the temperature increases above T_{th} , then the power transistor is immediately switched off. It remains off until the control signal at the input is switched off and on again.

Fault Detection

The status outputs indicate the switching state of the output stage. Under normal conditions is: $ST = low \Rightarrow Output off$; $ST = high \Rightarrow Output on$. If an error occurs, the logic level of the status output is inverted, as listed in the diagnostic table.

If <u>current overload</u> or <u>overtemperature</u> occurs for a longer time than t_{DSO} , the fault condition is latched into an internal register and the output is shutdown. The reset is done by switching off the corresponding control input for a time longer than t_{D-IN} .

Infineon technologies

Preliminary Datasheet TLE 6217

Open load is detected for all four channels in on and off mode.

In the on mode the load current is monitored. If it drops below the specified threshold value IQU then an open load condition is detected.

In the off mode, the output voltage is monitored. An open load condition is detected when the output voltage of a given channel is below the threshold $V_{DS(OL)}$, which is typ. 33 % of the supply voltage VS. To prevent an open load diagnosis in case of transient Voltages on the outputs the open load detection in off mode uses a filter of typ. 30 μ s.

Status output at pulse width operation

If the input is operated with a pulsed signal, the status does not follow each single pulse of the input signal. An internal delay to of typ. 1.2ms (min 500 μ s) enables a continuous status output signal. See the timing diagrams on the following pages for further information.

This internal status delay simplifies diagnostic software for pwm applications.

Diagnostic Table

In general the status follows the input signal in normal operating conditions.

If any error is detected the status is inverted.

Operating Condition	Standby Input	Enable Input	Control Input	Power Output	Status Output
	STBY	ENA	IN	Q	ST
Standby	L	X	Х	off	Н
Normal function	H H H	ΙΙ	X L H	off off ON	III
Open load or short to ground	H H H	L L H	L H L	off off off ON	H H L
Overload or short to supply ¹⁾ reset latch ²⁾	H H	H H	H H → L	off off	L L
	Н	L	X	off	L
Overtemperature ¹⁾	Н	Н	Н	off	L
reset latch 2)	Н	Н	$H \rightarrow L$	off	L
	Н	L	X	off	L


Note 1): overload/short-to-supply/overtemperature - events shorter than min. time toso specified in 2.10 will not be latched and not reported at the status pin.



Note 2): to reset latched status-output in case of overload/short-to-supply/overtemperature the control input has to go low and stay low for longer than max. Input suppression time t_{D-IN} specified in 2.13 of the characteristics

Failure Situations and Status Report

Logic Block Diagram



V5 Page 10 of 20 30. 07. 2002



Timing Diagrams

Output Slope




Fig. 1

Overload Switch OFF Delay





Fig. 2




Test Circuit





Application Circuit



The blocking capacitor C is recommended to avoid critical negative voltage spikes on VS in case of battery interruption during OFF-commutation.



Timing Diagrams of Diagnostic with Pulsed Input Signal

Normal condition, resistive load, pulsed input signal





Fig. 3

Current Overload



 $t_{\text{INoff}} < t_{\text{D-IN}}$: Input suppression time avoids a restart after overtemperature

Fig. 4



Diagnostic status output at different open load current conditions






Fig. 5



t_{INOFF} < t_D leads to a static status signal

Fig. 6



 $t_{\text{INoff}} > t_{\text{D}}$: Intermittend status signal

Fig. 7



Normal operation, followed by open load condition




Fig. 8

Overtemperature





Fig. 9



Ordering code

Туре	Ordering Code	Package
TLE6217 G	on request	P - DSO - 20 – 12
TLE6217 C	on request	Bare dice on wafer

Pad Assignment





V5 Page 17 of 20 30. 07. 2002




Package dimensions

All dimensions in mm









Revision List:

01.09.2001	Target Datasheet	V1
01.10.2001	First revision	V2
01.12.2001	Second revision	V3
30.04.2002	Third revision	V4
30.07.2002	Preliminary Datasheet	V5



Published by Infineon Technologies AG, Bereichs Kommunikation St.-Martin-Strasse 76, D-81541 München © Infineon Technologies AG 1999 All Rights Reserved.

Attention please!

The information herein is given to describe certain components and shall not be considered as warranted characteristics. Terms of delivery and rights to technical change reserved.

We hereby disclaim any and all warranties, including but not limited to warranties of non-infringement, regarding circuits, descriptions and charts stated herein.

Infineon Technologies is an approved CECC manufacturer.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office in Germany or our Infineon Technologies Representatives worldwide (see address list).

Warnings

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office.

Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.