


A

A



B



B

6

C

	P3V3	P2V5	LDO P2V5	P1V8	P1V5	LDO P1V2	P1V0
DAC / ADC / Amp. Op THS4501	900						
LED user power good, flags done, 3V3 LED12							
1kHz-68MHz Frequency Clock Multiplier LTC6904	10						
Ethernet Controller LAN8720	400						
FPGA memory S25FL128SAGBHIA 100							
125 MHz clock 510FBA125M000	23						
RAM x16, rev E MT41K256M16							
Arixa 7 FPGA XC7A100T							
LDO 1V2 167							
2V5 LDO ADPS052ACPZ 444							
SUM [mA]	1200	790	444	971	429	167	3838
Current available [mA]	3500	1100	500	1000	800	200	4000
Voltage [V]	3,3	2,5	2,5	1,8	1,5	1,2	1
POWER [W]	4	1,98	1,11	1,75	0,64	0,20	3,84
Efficiency	0,88	0,78	1	0,89	0,76	1	0,74
POWER [W]	11,00	2,53	1,11	1,96	0,85	0,20	5,19

Total power : 14 W  
Maximum P5V0 current: 2.8 A




A

B


C

D

10





## Ethernet Physical Layer (SMSC LAN8720)



Title Ethernet Section		
Size B	Number	Revision 2.4b
Date: 11/28/2018	Sheet 5 of 9	
File: E:\git\works\Ethernet.SchDoc	Drawn By: Adam Vadala-Roth	








A

A



Title		
Size	Number	Revision
A4		
Date: 11/28/2018	Sheet of	
File: E:\gitworks\..\dac.SchDoc		Drawn By:

