



|   |  |                       |               |
|---|--|-----------------------|---------------|
| Project/Equipment   |  | ARTIQ/SINARA          |               |
| Document  |  | Designer              | G.K. and P.K. |
|  |  | Drawn by              | P.K.          |
|   |  | Check by              | 11/27/2018    |
|   |  | Last Mod.             | -             |
|   |  | File                  | TOP.SchDoc    |
| Print Date  |  | 11/27/2018 1:33:42 PM | Sheet 1 of 12 |
| Warsaw University of Technology   |  | ISE                   | ARTIQ         |
| Nowowiejska 15/19   |  |                       | A3 1.0        |



# Maximum power calculation



|   | P3V3 | P2V5 | LDO<br>P2V5 | P1V8 | P1V5 | LDO<br>P1V2 | P1V0 |
|---|------|------|-------------|------|------|-------------|------|
| DAC / ADC / Amp. Op THS4501                   | 900  |      |             |      |      |             |      |
| LED user, power good, fpga done, 3V3 LED12    |      |      |             |      |      |             |      |
| 1kHz-68MHz Frequency Clock Multiplier LTC6904 | 10   |      |             |      |      |             |      |
| Ethernet Controller LAN8720                   | 400  |      |             |      |      |             |      |
| FPGA memory S25FL128SAGBH1A                   | 100  |      |             |      |      |             |      |
| 125 MHz clock 510FBA125M000                   | 23   |      |             |      |      |             |      |
| RAM x16, rev E MT41K256M16                    |      |      |             |      |      |             |      |
| Arria 7 FPGA XC7A100T                         |      | 767  |             | 971  | 274  | 167         | 3838 |
| LDO LV2                                       | 167  |      |             |      |      |             |      |
| 2V5 LDO ADP5052ACPZ                           |      | 444  |             |      |      |             |      |


|                        |       |      |      |      |      |      |      |
|------------------------|-------|------|------|------|------|------|------|
| SUM [mA]               | 1200  | 790  | 444  | 971  | 429  | 167  | 3838 |
| Current available [mA] | 3500  | 1100 | 500  | 1000 | 800  | 200  | 4000 |
| Voltage [V]            | 3,3   | 2,5  | 2,5  | 1,8  | 1,5  | 1,2  | 1    |
| POWER [W]              | 4     | 1,98 | 1,11 | 1,75 | 0,64 | 0,20 | 3,84 |
| Efficiency             | 0,88  | 0,78 | 1    | 0,89 | 0,76 | 1    | 0,74 |
| POWER [W]              | 11,00 | 2,53 | 1,11 | 1,96 | 0,85 | 0,20 | 5,19 |

Total power : 14 W  
Maximum P5V0 current: 2.8 A


Power-up sequence:  
12 V → 1,0 V → 2,5 V → 1,5 V & 1,2 V → 3,3 V → 1,8 V

| Voltage | Max. current |
|---------|--------------|
| 3,3 V   | 3,2 A        |
| 1,0 V   | 1,4 A        |
| 2,5 V   | 1,1 A        |
| 1,5 V   | 0,8 A        |
| 1,2 V   | 0,2 A        |
| 1,8 V   | 1,0 A        |





# Ethernet Physical Layer (SMSC LAN8720)



| Title Ethernet Section                |                            |          |
|---------------------------------------|----------------------------|----------|
| Size B                                | Number                     | Revision |
| Date: 11/27/2018                      | Sheet 5 of 9               | 2.4b     |
| File: E:\gitworks\...\ethernet.SchDoc | Drawn By: Adam Vadala-Roth |          |


IC4F

BANK 35


|                       |    |   |              |
|-----------------------|----|---|--------------|
| IO_0_35               | F4 | ✗ | DDR3 DQ9     |
| IO_L1P_T0_AD4P_35     | B1 | ✗ | DDR3 DQ13    |
| IO_L1N_T0_AD4N_35     | A1 | ✗ | DDR3 DQ12    |
| IO_L2P_T0_AD12P_35    | D2 | ✗ | DDR3 DQ15    |
| IO_L2N_T0_AD12N_35    | D1 | ✗ | DDR3 DQ14    |
| IO_L3P_T0_DQS_AD5P_35 | E1 | ✗ | DDR3 UDQS P  |
| IO_L3N_T0_DQS_AD5N_35 | D1 | ✗ | DDR3 UDQS N  |
| IO_L4P_T0_35          | D2 | ✗ | DDR3 UDM     |
| IO_L4N_T0_35          | D1 | ✗ | DDR3 DQ14    |
| IO_L5P_T0_AD13P_35    | E1 | ✗ | DDR3 DQ8     |
| IO_L5N_T0_AD13N_35    | D1 | ✗ | DDR3 DQ10    |
| IO_L6P_T0_35          | E1 | ✗ | DDR3 DQ11    |
| IO_L6N_T0_VREF_35     | E1 | ✗ | DDR3 DQ5     |
| IO_L7P_T1_AD6P_35     | F1 | ✗ | DDR3 DQ1     |
| IO_L7N_T1_AD6N_35     | F1 | ✗ | DDR3 DQ4     |
| IO_L8P_T1_AD14P_35    | G1 | ✗ | DDR3 LDM     |
| IO_L8N_T1_AD14N_35    | G1 | ✗ | DDR3 LDQS P  |
| IO_L9P_T1_DQS_AD7P_35 | F1 | ✗ | DDR3 DQ7     |
| IO_L9N_T1_DQS_AD7N_35 | F1 | ✗ | DDR3 DQ3     |
| IO_L10P_T1_AD15P_35   | G1 | ✗ | DDR3 DQ6     |
| IO_L10N_T1_AD15N_35   | G1 | ✗ | DDR3 DQ0     |
| IO_L11P_T1_SRCC_35    | H1 | ✗ | DDR3 DQ2     |
| IO_L12P_T1_MRCC_35    | G1 | ✗ | DDR3 RESET N |
| IO_L12N_T1_MRCC_35    | G1 | ✗ | DDR3 ODT     |
| IO_L13P_T2_MRCC_35    | H1 | ✗ | DDR3 RAS N   |
| IO_L13N_T2_MRCC_35    | H1 | ✗ | DDR3 A12     |
| IO_L14P_T2_SRCC_35    | I1 | ✗ | DDR3 WE N    |
| IO_L14N_T2_SRCC_35    | I1 | ✗ | DDR3 A4      |
| IO_L15P_T2_DQS_35     | J1 | ✗ | DDR3 CK E    |
| IO_L15N_T2_DQS_35     | J1 | ✗ | DDR3 A3      |
| IO_L16P_T2_35         | K1 | ✗ | DDR3 BA1     |
| IO_L16N_T2_35         | K1 | ✗ | DDR3 A3      |
| IO_L17P_T2_35         | L1 | ✗ | DDR3 CAS N   |
| IO_L17N_T2_35         | L1 | ✗ | DDR3 BA0     |
| IO_L18P_T2_35         | M1 | ✗ | DDR3 A10     |
| IO_L18N_T2_35         | M1 | ✗ | DDR3 BA2     |
| IO_L19P_T3_35         | N1 | ✗ | DDR3 A14     |
| IO_L19N_T3_VREF_35    | N1 | ✗ | DDR3 A13     |
| IO_L20P_T3_35         | O1 | ✗ | DDR3 A5      |
| IO_L20N_T3_35         | O1 | ✗ | DDR3 CK P    |
| IO_L21P_T3_DQS_35     | P1 | ✗ | DDR3 CK N    |
| IO_L21N_T3_DQS_35     | P1 | ✗ | DDR3 A9      |
| IO_L22P_T3_35         | Q1 | ✗ | DDR3 A6      |
| IO_L22N_T3_35         | Q1 | ✗ | DDR3 A7      |
| IO_L23P_T3_35         | R1 | ✗ | DDR3 A1      |
| IO_L23N_T3_35         | R1 | ✗ | DDR3 A2      |
| IO_L24P_T3_35         | S1 | ✗ | DDR3 A11     |
| IO_L24N_T3_35         | S1 | ✗ | DDR3 A0      |
| IO_25_35              | T1 | ✗ |              |

XC7A100T-2FGG484C

Termination resistors must be placed close to DDR3 memory.








| Title |                    |            |
|-------|--------------------|------------|
| Size  | Number             | Revision   |
| A2    |                    |            |
| Date: | 1/27/2018          | Sheet of 1 |
| File: | hw2work0_sprSchMos | Drawn By   |







Uses ADC voltage regulators

DAC\_MODE = connected to DCOM for straight binary, DVDD for twos complement.


| Title |                            |           |
|-------|----------------------------|-----------|
| Size  | Number                     | Revision  |
| A4    |                            |           |
| Date: | 11/27/2018                 | Sheet of  |
| File: | E:\gitworks\...\dac.SchDoc | Drawn By: |



Warning: power ratings:  
3.3V instead of 1.8V) may  
burn beagleboard

Come back to Beagleboard s.m  
[http://beagleboard.org/static/BHBMSESM\\_latest.pdf](http://beagleboard.org/static/BHBMSESM_latest.pdf)  
page 100/164  
7.24.2 - Table 22

3V pin will pull 2.8 A from main board



Used bus are:  
DSx  
UARTx  
SPI  
I2C

You can set the FPGA\_BEAGLE\_x to FPGA pins where  
you'd like  
to ease the pcb placement and routing