# 32Kx8 Bit Extended Voltage Operating Static RAM

#### **FEATURES**

• Extended Operating Voltage: 3.0~5.5V

Fast Access Time

- 3.3V Operation: 100ns (Max.)

-5V Operation: 70ns (Max.)

Low Power Dissipation Standby / Operating
 - 3.3V Operation: 13.2μW / 66mW (Typ.)
 - 5V Operation: 50μW / 275mW (Typ.)

• TTL compatible inputs and outputs

• Fully Static Operation

- No clock or refresh required

Three state Outputs

Standard Pin Configuration

KM62256CLG-LV : 28-pin SOP(450 mil) KM62256CLTG-LV : 28-PinTSOP(Standard) KM62256CLRG-LV : 28-PinTSOP(Reverse)

## **GENERAL DESCRIPTION**

The KM62256CL-LV is a 262,144-bit high-speed Static Random Access Memory organized as 32,768 words by 8 bits.


The device is fabricated using Samsung's advanced CMOS process and high-speed circuit technology.

The KM62256CL-LV has an output enable input for precise control of the data outputs.

It also has a chip enable input for the minimum current power down mode.

The KM62256CL-LV is particularly well suited for use in low voltage (3.0~5.5V) operation and battery back-up applications.

## **FUNCTIONAL BLOCK DIAGRAM**



### PIN CONFIGURATION (TOP VIEW)

| A14<br>A12<br>A7<br>A6<br>A5<br>A4<br>A3      | - 이 보고 | SOP | 28 VCC<br>27 WE<br>28 A13<br>28 A8<br>A9 A11<br>29 OE | 05 U 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 | KM62256CLTG-LV<br>28-pin TSOP Standard<br>28-Pin TSOP(0813.4) | 27 11 410<br>27 11 55<br>28 11 101<br>28 11 101<br>28 11 103<br>29 11 103<br>20 11 103<br>20 11 103<br>20 11 103<br>20 11 103<br>20 11 103<br>20 11 103<br>21 104<br>21 11 104<br>21 1 |
|---|--|-----|---|--|---|--|
| A2<br>A1<br>A0<br>I/O1<br>I/O2<br>I/O3<br>Vss |  |     | 回 1/08<br>回 1/08<br>回 1/06<br>回 1/06<br>回 1/06        |  | KM62256CLRG-LV<br>28-pin TSOP Reversed<br>28-Pin TSOP(0813.4) | 15 A2 16 A1 17 A0 18 A101 19 A0 19 A0 20 100 20 100 21 A0 21 100 22 A10 23 A10 24 A10  |

| Pin Name  | Pin Function        |
|-----------|---------------------|
| A0-A14    | Address Inputs      |
| WE        | Write Enable Input  |
| CS        | Chip Select Input   |
| OE        | Output Enable Input |
| I/O1~I/O8 | Data Inputs/Outputs |
| Vcc       | Power(3.0 ~ 5.5V)   |
| Vss       | Ground              |

#### **ABSOLUTE MAXIMUM RATINGS \***

| Item                                  | Symbol  | Rating                   | Unit |
|---------------------------------------|---------|--------------------------|------|
| Voltage on Any Pin Relative to Vss    | VIN,OUT | -0.5 to Vcc+0.5          | V    |
| Voltage on Vcc Supply Relative to Vss | Vcc     | -0.5 to 7.0              | V    |
| Power Dissipation                     | Po      | 1.0                      | W    |
| Storage Temperature                   | Tstg    | -65 to 150               | °C   |
| Operating Temperature                 | TA      | 0 to 70                  | ∘C   |
| Soldering Temperature and Time        | Tsolder | 260°C, 10sec (Lead Only) | -    |

<sup>\*</sup> Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operating section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

# RECOMMENDED DC OPERATING CONDITIONS (TA=0 to 70 °C)

| Item               | Symbol | Min.   | Тур. | Max.    | Unit |
|--------------------|--------|--------|------|---------|------|
| Supply Voltage     | Vcc .  | 3.0    | 3.3  | 5.5     | ٧    |
| Ground             | Vss    | 0      | 0    | 0       | ٧    |
| Input High Voltage | ViH    | 2.2    | •    | Vcc+0.5 | V    |
| Input Low Voltage  | VIL    | -0.3 * | -    | 0.4     | ٧    |

<sup>\*</sup> VIL(Min.)= -3.0V for ≤50 ns Pulse

## DC AND OPERATING CHARACTERISTICS

(Ta=0 to 70 °C, unless otherwise specified)

| Item                         | Symbol  |                               | Vcc  | =3.3V | ±0.3 | Vcc=5V±0.5 |       |       |      |
|------------------------------|---------|-------------------------------|------|-------|------|------------|-------|-------|------|
| nem                          |         | Test Condition                | Min. | *Тур. | Мах. | Min.       | **Тур | .Max. | Unit |
| Input Leakage Current        | lu      | VIN=Vss to Vcc                | -1   |       | 1    | -1         |       | 1     | μΑ   |
| Output Leakage Current       | Iro     | CS=ViH or OE=ViH or           | -1   |       | 1    | -1         |       | 1     | μΑ   |
|                              | <u></u> | WE=VIL, VI/O=Vss to Vcc       |      |       |      |            |       |       |      |
| DC Operating Supply Current  | Icc     | CS=VIL, VIN=VIL or VIH.       | -    | 1.0   | 2.0  | -          | 4     | 15    | mA   |
|                              |         | Ivo=0mA                       |      |       |      |            |       |       |      |
| Average Operating Current    | ICC 1   | Cycle Time=1µs, 100%Duty      |      | 2.5   | 5    | -          | 5     | 7     | mA   |
|                              |         | <u>CS</u> ≤0.2V, ViH≥Vcc-0.2V |      |       |      |            |       |       |      |
|                              |         | Vı∟≤0.2V, Iı⁄o=0mA            |      |       |      |            |       |       |      |
|                              | ICC 2   | Min Cycle, 100% Duty, CS=Vil  | -    | 25    | 30   | -          | 55    | 70    | mA   |
|                              |         | VIN=VIL or VIH, I/O=0mA       |      |       |      |            |       |       |      |
| Standby Power Supply Current | Isa     | <u>CS</u> =ViH                | -    |       | 0.3  |            |       | 1     | mA   |
|                              | ISB1    | <u>CS</u> ≥V∞-0.2V            |      | 1.5   | 10   |            | 2     | 20    | μА   |
|                              |         | Vin≥Vcc-0.2V or Vin≤0.2V      |      |       |      |            |       |       |      |
| Output Low Voltage           | Vol     | loi=2.1 mA                    |      |       | 0.4  |            |       | 0.4   | ٧    |
| Output High Voltage          | Vон     | loh=-1.0 mA                   | 2.2  |       |      | 2.4        |       |       | V    |

<sup>\*</sup> Typ; Vcc=3.3V, Ta=25°C
\*\* Typ; Vcc=5V, Ta=25°C



# CAPACITANCE \*(f=1MHz, TA=25 °C)


| Item                     | Symbol | Test Condition | Min. | Max. | Unit |
|--------------------------|--------|----------------|------|------|------|
| Input Capacitance        | Cin    | VIN=0V         | -    | 6    | pF   |
| Input/Output Capacitance | Ci/o   | Vi/o=0V        | -    | 8    | pF   |

<sup>\*</sup> Note: Capacitance is sampled and not 100% tested.

## **TEST CONDITIONS**

(Ta=0 to 70 °C, Vcc=3.3V±0.3, unless otherwise specified.)

| Parameter                                | Value         |               |  |  |
|--|---------------|---------------|--|--|
|  | Vcc=3.3V      | Vcc=5.0V      |  |  |
| Input Pulse Level                        | 2.2 to 0.4V   | 2.4 to 0.8V   |  |  |
| Input Rise and Fall Time                 | 5 ns          | 5 ns          |  |  |
| Input and Output Timing Reference Levels | 1.5V          | 1.5V          |  |  |
| Output Load                              | Ct=100pF+1TTL | Ct=100pF+1TTL |  |  |



\* Including Scope and Jig Capacitance

### **READ CYCLE**

| Parameter                       | Symbol | bol Vcc=3.3V± 0.3 |      | Vcc=5 | Unit |    |
|---------------------------------|--------|-------------------|------|-------|------|----|
|                                 |        | Min.              | Max. | Min.  | Max. |    |
| Read Cycle Time                 | tRC    | 100               |      | 70    | -    | ns |
| Address Access Time             | taa    | -                 | 100  | -     | 70   | ns |
| Chip Select to Output           | tco    | •                 | 100  | -     | 70   | ns |
| Output Enable to Valid Output   | toe    | -                 | 50   | -     | 35   | ns |
| Chip Select to Low-Z Output     | tız    | 10                | -    | 10    | -    | ns |
| Output Enable to Low-Z Output   | toLZ   | 5                 | -    | 5     | -    | ns |
| Chip Disable to High-Z Output   | tHZ    | 0                 | 35   | 0     | 30   | ns |
| Output Disable to High-Z Output | tонz   | 0                 | 35   | 0     | 30   | ns |
| Output Hold from Address Change | tон    | 15                | -    | 5     | -    | ns |




# **WRITE CYCLE**

| Farameter                     | Symbol | Vcc=3.3V± 0.3 |      | Vcc=5.6 | Unit |    |
|-------------------------------|--------|---------------|------|---------|------|----|
|                               |        | Min.          | Max. | Min.    | Max. | 1  |
| Write Cycle Time              | twc    | 100           | -    | 70      | -    | ns |
| Chip Select to End of Write   | tcw    | 70            | -    | 60      | -    | ns |
| Address Valid to End of Write | taw    | 70            | -    | 60      | -    | ns |
| Address Set-up Time           | tas    | 0             | -    | 0       | -    | ns |
| Write Pulse Width             | twp    | 60            | -    | 50      | -    | ns |
| Write Recovery Time           | twn    | 0             | -    | 0       | •    | ns |
| Write to Output High-Z        | twnz   | 0             | 30   | 0       | 25   | пѕ |
| Data to Write Time Overlap    | tow    | 50            | -    | 30      | -    | ns |
| Data Hold from Write Time     | toH    | 0             | -    | 0       | -    | ns |
| End Write to Output Low-Z     | tow    | 10            | -    | 5       | -    | ns |


#### **TIMING DIAGRAMS**

## TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled)

(CS=OE=VIL, WE=VIH)




#### TIMING WAVEFORM OF READ CYCLE(2) (WE=VIH)



### **NOTES (READ CYCLE)**


- 1. tHz and toHz are defined as the time at which the outputs achieve the open circuit condition and are referenced to the VoH or VoL.
- 2. At any given temperature and voltage condition thz(max) is less than tLz(min) both for a given device and from device to device.
- 3. WE is high for read cycle.
- 4. Address valid prior to or coincident with CS transition Low.

## TIMING WAVEFORM OF WRITE CYCLE(1) (OE Clock)





#### TIMING WAVEFORM OF WRITE CYCLE(2) (OE Fixed)



#### **NOTES (WRITE CYCLE)**

- 1. A write occurs during the overlap(twp) of a low  $\overline{CS}$  and low  $\overline{WE}$ . A write begins at the latest transition among  $\overline{CS}$  going low and  $\overline{WE}$  going low: A write end at the earliest transition among  $\overline{CS}$  going high and  $\overline{WE}$  going high, twp is measured from the beginning of write to the end of write.
- 2. tcw is measured from the later of  $\overline{CS}$  going low to end of write.
- 3. tas is measured from the address valid to the beginning of write.
- 4. twn is measured from the end of write to the address change.
- 5. If OE,WE are in the read mode during this period, the I/O pins are in the outputs Low-Z state. Inputs of opposite phase of the output must not be applied because bus contention can occur.
- 6. If  $\overline{CS}$  goes low simultaneously with  $\overline{WE}$  going low or after  $\overline{WE}$  going low, the outputs remain high impedance state.
- 7. Dout is the same phase of the latest written data in this write cycle
- 8. Dout is the read data of new address

#### **FUNCTIONAL DESCRIPTION**

| CS | WE | ŌĒ | Mode           | I/O Pin | Vcc Current |
|----|----|----|----------------|---------|-------------|
| Н  | Х  | Х  | Power down     | High-Z  | ISB, ISB1   |
| L  | Н  | Н  | Output Disable | High-Z  | lcc         |
| L  | H  | L  | Read           | Dout    | lcc         |
| L  | L  | Х  | Write          | DIN     | lcc         |

Note: X means Don't Care.



# DATA RETENTION CHARACTERISTICS (Ta= 0 to 70 °C)

| PARAMETER                  | SYMBOL | TEST CONDITION          | MIN | *TYP | MAX | UNIT |
|----------------------------|--------|-------------------------|-----|------|-----|------|
| Vcc for Data Retention     | Vdr    | CS≥Vcc-0.2V             | 2.0 |      | 5.5 | ٧    |
| Data Retention Current     | ldr    | Vcc=3.0V<br>CS≥VCC-0.2V |     | 2*   | 10  | μА   |
| Data Retention Set-up Time | tSDR   | See Data Retention      | 0   |      |     | ns   |
| Recovery Time              | tRDR   | Waveforms (below)       | 5   |      |     | ms   |

<sup>\*</sup> Vcc=5.0V, TA=25°C

### DATA RETENTION WAVEFORM 1 (CS Controlled)

