

A Report
On

Designing Various circuits using Quantum Dots cellular automata(QCA)

By

Jonnavithula chandan 1700319C204

Gurajala Rakesh 1700313C204

Harsha Machineni 1700315C204

Submitted in partial fulfilment of the Core Project,

Under the guidance of

Dr. Ashok Suhag



BML Munjal University

ACKNOWLEDGEMENT

This acknowledgement is intended to be a thanksgiving gesture to all those who have been involved directly or indirectly with this work.

First and foremost, We would like to thank our department of ECE(Electronics and Communication) of the School of engineering and technology of BML Munjal University for providing me with this great opportunity to take up this project. We would like to thank Dr. Ashok Kumar Suhag Sir, Our mentor without whose guidance and valuable suggestions this project would have not been possible. It was his constant support, encouragement and constructive criticism that helped us in completing this project work successfully.

Finally, we would like to thank our families, friends and all those who stood by us in the completion of this project.

Table of contents

1. Abstract
2. Introduction
3. Problems in current technology
4. QCA(Quantum-Dots Cellular Automata)
5. Fundamentals of QCA
6. How does QCA cells work for transmitting the data?
7. Quantum wires
8. Designing various circuits using QCA
 - a. Inverter
 - b. 3-input majority gate
 - c. 5-input majority gate
9. Understanding QCA clocking
10. Designing Full adder using QCA
11. Proposed Design of Full Adder(FA) Using QCA Designer
12. Statistics related to the FA circuit
 - a. Power dissipation
 - b. Reliability of proposed QCA circuits
13. Simulation Results
14. Conclusion

List of Figures and Tables

1. Figure 1 Basic Quantum cell structure	6
2. Figure 2 Diagram of QCA cells of different orientations.	7
3. Figure 3 Propagation of information using a quantum wire.	8
4. Figure 4 Propagation of information using a quantum wire in a 45° Orientation if the	
a. Input is 1	8
b. Input is 0	8
5. Figure 5 Diagram of QCA inverter	9
6. Figure 6	
a. Diagram of QCA 3-input majority gate.	9
b. The Logic table of majority gates.	9
7. Figure 7	
a. Diagram of QCA 5-input majority gate	10
b. the Logic table of Majority gate.	10
8. Figure 8 Timing diagram of a typical QCA cell.	11
9. Figure 9 Circuit and Timing diagram of an Inverter	12
10. Figure 10 Circuit and Timing diagram of an Or gate	12
11. Figure 11 Circuit and Timing diagram of a And gate	13
12. Figure 12 Circuit and Timing diagram of a Nand gate	13
13. Figure 13 Circuit and Timing diagram of a Nor gate	14
14. Figure 14 Circuit and Timing diagram of a Xor gate	14
15. Figure 15 Circuit and Timing diagram of a 3 input majority gate	15
16. Figure 16 Circuit diagram of Full adder circuit using MV5	16
17. Figure 17 Circuit diagram of Full adder	17
18. Figure 18 simulations results of proposed QCA Full adder	18
1. Table 1 Utilized parameters for "bistable approximation" engine in our simulation	20
2. Table 2 comparison of Low power CMOS vs Novel QCA	21

Abstract

In the near future ,the era of “Beyond CMOS” will start as the scaling of the current CMOS technology will reach the fundamental limit. QCA (Quantum-dot Cellular Automata) is the transistor less computation paradigm which can replace the current CMOS technology in future.In this report we first discuss the basic concepts and gates for better understanding of QCA Technology.Later we discuss an approach to design 1 bit full adder using quantum cellular automata with the help of QCA Designer.To design the circuit,we first designed the 5 input majority gate which is the basic building block of the circuit.After verifying the outputs of our full adder, we move on to some statistics related to our design and conclude the report based on our observations and results.

Introduction

The concept of “Moore’s Law” refers to the continuous scaling of horizontal and vertical physical feature sizes of silicon based complementary metal oxide semiconductor (CMOS) to double of its size every year. This theory was one of the first theories that led to massive expansion and development of technologies around semiconductor and electronic devices. Although this theory has led to decrement of size of Semiconductor to 5 nm in the year 2020, [1] Many scientists believe that the moore’s law is reaching its limits where no compression or scaling of semiconductor is possible as it shows many effects that reduces the power capacity and efficiency of of chips while the cost of these might increase. Thus many Researchers and scientists are looking towards future technologies like quantum dots, Carbon nanotubes, MESO technology etc. that could potentially replace CMOS in decades to come. While these technologies are yet to be officially in use, Let us look at one such technology and understand what it holds for the future.[2]


Problems in Current technology

- Physical challenges: Due to Decrease in size of transistors, the increment of tunneling and leakage currents, thus creating various short channeling effects and impacting the performance and functionality of CMOS devices.
- Power-thermal challenges: These are because of the ever increasing number of transistors integrated per unit-area, which demands larger power consumption and higher thermal dissipation. [3]
- Technological challenges: These are the results from the incompetence of lithography-based techniques to provide the resolution below the wavelength of the light to manufacture to CMOS devices.
- Economical challenges: As the transistors are reaching their potential, More money is spent on research and development. While not many alternative technologies are currently in existence, fab, and testing that may reach a point where it will be not affordable from an economic point of view.[4]

QCA(Quantum dots cellular automata)

Quantum-dot Cellular Automata (QCA) is a novel nano-scale computing mechanism that can represent binary information based on spatial distribution of electron charge configuration in chemical molecules. Quantum Dot Cellular Automata is an alternate challenging quantum phenomenon that provides a completely different computational platform to design digital logic circuits using quantum dots. This device has the potential to greatly simplify the construction of circuits because every component of the circuit is represented by a cell and only one type of gate (the “majority gate”) is needed. The basic structure of a quantum cell is given below.[5]

Fig. 1 Basic Quantum cell structure.



From the above diagram, We can see that the basic cell structure contains four electron wells i.e Quantum dots.

In QCA, the cells operate using Coulombic interaction.

The electrons are transferred from one well to another by charge repulsion or attraction. Because of this no current flows between the cells and no power (or information) is dissipated by the internals of the cell. Conservative estimates indicate that room temperature devices could be clocked in the 1-10 terahertz range and be 100 times more dense than a CMOS device at the end of the CMOS curve.[4]

Fundamentals of QCA

As discussed above, A QCA cell contains 4 quantum dots for which two electrons can occupy. With the help of tunneling junctions and potential barriers which are regulated by electric fields and coulombic forces will prohibit electrons from overflow or to restrict electrons from moving in unorganised manner, In general, any isolate cell can be in any one of the three states, Null state where the electron is free to move to any state as the barriers are lowered. Where the other states depends on the polarization states of the cell i.e. They can either maximise or minimize the energy states of the cell when the barrier is raised. These states are denoted by Polarization value P where it can possess the values -1 and 1 . [5]

- The polarization value $P = -1$ indicates the binary value “0”
- The polarization value $P = +1$ indicates the binary value “1”

These cells can be represented in two orientations based on their applications.

- 45-Degree orientation
- 90-Degree orientation




Figure 2. Diagram of QCA cells of different orientations.

How does QCA cells work for transmitting the data?

To transmit any data, the QCA cells should be placed in such a way that whenever we pass any data through the input, the cells connected should change due to coulombic repulsion and attractions. Thus, whenever the input polarization is changed through external stimulation, the values of output are changed accordingly. The arrangement of cells is done by using quantum wires and gates.

Quantum Wire

To propagate the values of binary digits we use quantum dot cells in a line structure next to each other with the same polarity to transmit the data. These line structures of quantum dots are known as quantum wires. Whenever the data needs to be sent, The polarization of the first cell is changed which will trigger the next cells due to coulombic repulsions. Thus all the electrons present in the cells are adjusted accordingly. So the data that is received at the last cell gives the changed value through which the data is recorded. [7]




Figure. 3 Propagation of information using a quantum wire.




Figure. 4 Propagation of information using a quantum wire in a 45° Orientation
if the (a) Input is 1
(b) Input is 0

Designing various circuits using QCA

Inverter

One of the Advantages of QCA is that we can even design various large circuits using three simple basic circuits which are, Quantum wire, QCA Inverter and QCA Majority gate. A simple inverter can be designed by placing cells diagonally so that the polarizations of input and output cells are opposite to each other as shown below.




Figure. 5 Diagram of QCA inverter.

From the above diagram we can clearly see that the input is of “-1” polarization while the circuit is of polarization “1”

Majority Gate

In a 3 input majority gate, inputs are given such that the majority polarisation wins and then propagates to become the output. I.e Its logic equation is given as

$F = AB + BC + AC$, where A, B, and C are inputs and F is the single output




Figure. 6 (a) Diagram of QCA 3-input majority gate.

(b) the Logic table of majority gate.

Σ (A, B, C, D, E)	MV (A, B, C, D, E)
0	0
1	0
2	0
3	1
4	1
5	1

Understanding the QCA clocking


As the QCA circuits are inherently pipelined at the gate level, and the timing of signal delivery requires that all the signals for a given gate signal simultaneously. In particular, each QCA wire inherently holds state information for a clock cycle because the wire is constructed from QCA devices, and the state is held in the position of the charge on two devices which are physically interacting. Due to this and other QCA specific features, QCA physical design solves a number of interesting problems that are different from traditional VLSI physical design.

Unlike in CMOS circuits, in QCA there are four clock states in general, namely

1. Switch
2. Hold
3. Release
4. Relax

While performing any activity in QCA, first comes the switch phase where the interdot barrier is systematically raised while the QCA cell is settled down to 1st ground state polarization while tunneling. Once it is arrived at 1st ground state, the interdot barrier will be passed to hold state where the interdot barrier is set high. This will suppress the electrons tunneling and will maintain the ground state (also called as 2nd ground state) until the channel gets ready. In the release phase, the interdot barriers are lowered and the electrons gain kinetic energy and will start to mobilize the electrons to move to the destination. Once the electrons are sent across, the cell comes to a relaxed state where the cell is unpolarized. In general in the timing diagrams, the polarization of the cell is determined by values where the cell is in switch state or usually in the hold state if there's any intentional delay is given. In release and relax states, the unpolarized wells or dots have no effect in determining the polarization state of the cell. The clock signals (through an induced electric field) can be generated by CMOS wires embedded below the QCA plane. [5]

Figure 8 Timing diagram of a typical QCA cell.



Designing various circuits using QCA




Figure 9 Circuit and Timing diagram of a Inverter




Figure 10 Circuit and Timing diagram of a Or gate





Figure 11 Circuit and Timing diagram of a And gate





Figure 12 Circuit and Timing diagram of a Nand gate




Figure 13 Circuit and Timing diagram of a Nor gate




Figure 14 Circuit and Timing diagram of a Xor gate



Figure 15 Circuit and Timing diagram of a 3 input majority gate

Designing Full adder using QCA:

As discussed above we have designed and verified the outputs of MV5 (5-input Majority voter), we now use this as a building block to the full adder circuit. The block diagram is given below.




Figure 16 Circuit diagram of Full adder circuit using MV5

We use 2 MV5's and two NOT gate gates to complete the circuit and the dark circles represent links between different layers. The designs have been simulated and verified using QCADesigner which are the only available tools for QCA layout design and verification.

This QCA full-adder mainly consists of three layers. The main layer has 34 q-cells, the second layer has 4 q-cells and the third layer contains 10 q-cells. In Total, it requires 48 q-cells and 3 clock phases to get the (Sum and Carry). Using QCADesigner, complexity, time delay and area consumption of QCA circuits can easily be calculated. Here, complexity means the number of cells used to design the FA. The “**Latency**” indicates the number of clock zones used. The proposed design has less area count and less no of cells. This makes the circuit look dense and compact which can be implemented in lesser areas when compared to previous proposed versions.[6]

Proposed Design of Full Adder Using QCA Designer:






Figure 17 Circuit diagram of Full adder


The above circuit is the top view for full adder which consists of 3 inputs(a, b, C_{in}) and two outputs(Sum and Carry) which performs simple addition and output respective bits. The significance of different colours of cells in the circuit are mentioned below.




Blue cells represent input cells with clock 0(No polarisation given)




Yellow cells represent output cells with clock zero(with +0.257 polarisation default set in software)



Pink cells represent cells in the circuit with clock 1(with +0.001 polarisation default set in software)



Pink cells represent cells in the circuit with clock 1 and used to link different layers in the circuit(with -0.004 polarisation default set in software).



Cyan cells represent cells in the circuit with clock 2(with +0.7684 polarisation default set in software)

Statistics related to the FA circuit:

Power dissipation:

The power dissipated from a single cell depends on the rate of change of the clock and the tunneling energy. The power dissipation of a QCA circuit in a single clock phase can be simply calculated by adding the power dissipated by each majority gate and inverter.

Total energy dissipation (Sum_Ebath): 1.84e-002 eV (Error: +/- -1.98e-003 eV)
Average energy dissipation per cycle (Avg_Ebath): 1.67e-003 eV (Error: +/- -1.80e-004 eV)

These values are generated from QCA Designer-E software which uses the method of coherence vector energy simulation with 500000 samples.

Reliability of proposed QCA circuits

For some circuits, the relationship between total reliability and components reliability is unknown. But as an example for an adder design, the total reliability is linearly dependent on the defect rates of the circuit's components (wires and gates). However, the effect of wires and gates defects on the total reliability of the system is not the same. The reliability of the gates has a direct effect on the total reliability while the reliability of the wires has a four times effect on the total reliability of the circuit. In the other words, the reliability of wires highly affects the total reliability of the circuit.

Simulation Results

The Proposed QCA Full adder is designed and simulated in QCA designer 2.0.3 and QCA designer-E is used for the analysis of Energy dissipation. The size of each quantum cell is $18 \text{ nm} \times 18 \text{ nm}$. In addition, there is a distance of 2 nm between the neighboring cells. Therefore, the occupied area of a QCA layout can be calculated as follows:

$$\text{Area} = (\text{maximum longitudinal cell number}) \times (\text{maximum transversal cell number}) \times 400 \text{ nm}^2.$$

A generalized cost function for QCA circuits was first introduced by Liu and others as follows:

$$\text{QCA}_{\text{cost}} = (M^k + I + C^l) \times T^p. \quad k, l, p \geq 1.$$

where **M** denotes the number of majority gates, **I** the number of inverters, **C** the number of crossovers, and **T** the delay of the circuit. Moreover, **k**, **l**, and **p** denote the exponential weightings for majority gate count, crossover count, and delay, respectively. Because the number of the majority gates is related to complexity and energy dissipation, a double weight is considered for the **M** parameter, that is, **k** = 2. In addition, this issue is also true for the **C** parameter, as the number of crossovers is related to the complexity and fabrication difficulty. Therefore, in the general case, the QCA cost function can be expressed as follows:

$$\text{QCA}_{\text{cost}} = (M^2 + I + C^2) T.$$

Parameters	Values
Number of samples	12800
Convergence Tolerance	0.001000
Radius of effect[nm]	65.0000
Relative permittivity	12.9000
Clock High	9.800e-022
Clock Low	3.800e-023

Clock Shift	0.000e+00
Clock Amplitude factor	2.00000
Cell height	18.00nm
Dot diameter	5.000
Cell width	18.00nm

Table 1 Utilized parameters for "bistable approximation" engine in our simulation




Figure 18 simulations results of proposed QCA Full adder.

Conclusion

Finally we can conclude that the Modern day CMOS technology is power drinkers and we have also seen power analysis of the Quantum Dot Cellular Automata circuits, It has consumed a very less Amount of energy and Power. We have designed and simulated the QCA circuits in QCA designer and for energy dissipation we used QCA designer-E, we designed Full adder with total 48 cells (34 in main layer, 4 in layer 1,10 in layer2).

Factor description	Low power CMOS	Novel QCA
Power	4.578 uw[9]	0.0445e-22w
Area	158 um ² [10]	0.03um ²

Table 2 comparison of Low power CMOS vs Novel QCA.

References

1. Doris, Bruce B.; Dokumaci, Omer H.; Jeong, Meikei K.; Mocuta, Anda; Zhang, Ying; Kanarsky, Thomas S.; Roy, R. A. (December 2002). "Extreme scaling with ultra-thin Si channel MOSFETs". Digest. International Electron Devices Meeting: 267–270. doi:10.1109/IEDM.2002.1175829. ISBN 0-7803-7462-2. S2CID 10151651.
2. S Deleonibus, Alternative CMOS or alternative to CMOS?, Microelectronics Reliability, Volume 41, Issue 1, 2001, Pages 3-12, ISSN 0026-2714, [https://doi.org/10.1016/S0026-2714\(00\)00196-7](https://doi.org/10.1016/S0026-2714(00)00196-7).
3. Lieberman, Marya & CHELLAMMA, SUDHA & VARUGHESE, BINDHU & WANG, YULIANG & LENT, CRAIG & Bernstein, Gary & Snider, Gregory & Peiris, Frank. (2002). Quantum-Dot Cellular Automata at a Molecular Scale. Annals of the New York Academy of Sciences. 960. 225 - 239. 10.1111/j.1749-6632.2002.tb03037.x.
4. S. Sheikhaal et al., Designing efficient QCA logical circuits with power dissipation analysis, Microelectron. J. 46 (2015), no. 6, 462–471.
5. H. Rashidi and A. Rezai, "High-performance full adder architecture in quantum-dot cellular automata," in The Journal of Engineering, vol. 2017, no. 7, pp. 394-402, 7 2017, doi: 10.1049/joe.2017.0223.
6. Bahar, A.N., Waheed, S. Design and implementation of an efficient single layer five input majority voter gate in quantum-dot cellular automata. SpringerPlus 5, 636 (2016). <https://doi.org/10.1186/s40064-016-2220-7>
7. Debnath, B., Das, J.C. & De, D. Nanoscale cryptographic architecture design using quantum-dot cellular automata. Front Inform Technol Electron Eng 20, 1578–1586 (2019). <https://doi.org/10.1631/FITEE.1800458>
8. Niemier, M.T., 2000. Designing digital systems in quantum cellular automata (Doctoral dissertation, University of Notre Dame).
9. M. Aguirre-Hernandez and M. Linares-Aranda, "CMOS Full-Adders for Energy-Efficient Arithmetic Applications," in IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 19, no. 4, pp. 718-721, April 2011, doi: 10.1109/TVLSI.2009.2038166.
10. S, Alwyn & Janaki, Vidya & Thillainathan, Palaniappan. (2017). Design and Analysis of Low Power Full Adder. Conference: National Conference CSPCT'17