

Flip Flops 1 handout





2/5	a Dogo Q
R	500-4

Assumble Q starts for and S start low => Q starts high!

S charged to high: Q stays low, & stays high

& S changed back to low! Q says low, Q says high


Rehayed to high i & goes low, Ques high.

R draged back to lon: Estays low, & stays high

S charged to high , Q goes lon Q goes high

so chaying R to high saves bit, S resets.

So dregram labeled bad! flip Stor R and acts like
our NAND SR latch with chaying 0-71 doing the action
drawing 1-70 on NAND created chayes



DIQ DQ chayes on tedge clock!

OO Assum Q, and Qu Start lon

NOR gater flips mmediately!

D flop chayes based on what D was!

clock: II 2 3 4 5 6 X: Q: Q: 2 3 1 2 2 divide by 3 circuit!!

X (NOR) changer immediately when
either Q, or Q, go high

Qi changes depending on X at
instart clock the goes +

Q, changes depending on Q, at
msker clock goes +