




# **Processors & Pipelines**

These slides adapted from materials provided by the textbook authors.

## What About Branches?

#### Challenge


 Instruction Control Unit must work well ahead of Execution Unit to generate enough operations to keep EU busy



 When encounters conditional branch, cannot reliably determine where to continue fetching

## **Branch Outcomes**


- When encounter conditional branch, cannot determine where to continue fetching
  - Branch Taken: Transfer control to branch target
  - Branch Not-Taken: Continue with next instruction in sequence
- Cannot resolve until outcome determined by branch/integer unit



### **Branch Prediction**

#### Idea

- Guess which way branch will go
- Begin executing instructions at predicted position
  - But don't actually modify register or memory data



# **Branch Prediction Through Loop**

```
Assume
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           vector length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         jne
                                           Predict Taken (OK)
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 99
401034:
                 401029
         jne
                                           Predict Taken
                                           (Oops)
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                                          Executed
                                           Read
401031:
                 %rax,%rdx
         cmp
                                           invalid
                              i = 100
401034:
         ine
                 401029
                                           location
401029:
         vmulsd
                 (%rdx),%xmm0,%xmm0
                                                           Fetched
40102d:
                 $0x8,%rdx
         add
401031:
                 %rax,%rdx
         cmp
                              i = 101
401034:
                 401029
         ine
```

# **Branch Misprediction Invalidation**

```
Assume
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
                                           vector length = 100
401031:
                 %rax,%rdx
         cmp
                              i = 98
401034:
                 401029
         jne
                                           Predict Taken (OK)
401029:
         vmulsd (%rdx),%xmm0,%xmm0
40102d:
         add
                 $0x8,%rdx
401031:
                 %rax,%rdx
         cmp
                              i = 99
                 401029
401034:
         jne
                                           Predict Taken
                                           (Oops)
         vmulsd (%rdx), %xmm0, %xmm0
401029:
40102d:
                 $0x8,%rdx
         add
401031:
                 %rax,%rdx
         cmp
                              i = 100
401034:
                 401029
          ine
                                              Invalidate
401029:
         vmulsd (%rdx), %xmm0, %xmm0
401024.
         add
                 SOv8 grdy
401031 •
                 %rax %rdx
          CMP
401034
         ine
                 101029
```

# **Branch Misprediction Recovery**

```
401029:
         vmulsd
                (%rdx),%xmm0,%xmm0
40102d:
                $0x8,%rdx
         add
                                 i = 99
                                           Definitely not taken
401031:
         cmp
                %rax,%rdx
         jne
401034:
                401029
401036:
                401040
         jmp
                                              Reload
         vmovsd %xmm0, (%r12)
401040:
```


#### Performance Cost

- Multiple clock cycles on modern processor
- Can be a major performance limiter

# **Programming with AVX2**

### **YMM Registers**

- 16 total, each 32 bytes
- 32 single-byte integers



■ 16 16-bit integers




8 32-bit integers





4 double-precision floats




1 single-precision float

1 double-precision float

## **SIMD Operations**


SIMD Operations: Single Precision

vaddsd %ymm0, %ymm1, %ymm1



SIMD Operations: Double Precision

vaddpd %ymm0, %ymm1, %ymm1



# Can you use avx2?

- On linux, file /proc/cpuinfo shows you CPU extensions
- Command "cat /proc/cpuinfo" will output that info

```
jovyan@jupyter-grunwald:~$ cat /proc/cpuinfo
processor
                : 0
vendor_id
                : GenuineIntel
cpu family
                : 6
model
                : 79
model name
                : Intel(R) Xeon(R) CPU @ 2.20GHz
stepping
                : 0
microcode
              : 0x1
cpu MHz
               : 2200.000
cache size
              : 56320 KB
physical id
                : 0
siblings
                : 2
core id
                : 0
cpu cores
                : 1
apicid
                : 0
initial apicid : 0
fpu
                : yes
fpu_exception
                : yes
cpuid level
                : 13
                : yes
                : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxs
flags
all nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology nonstop_tsc cpuid pni pclmulqdq ssse3 fma c
2 x2apic movbe popcnt aes xsave avx f16c rdrand hypervisor lahf_lm abm 3dnowprefetch invpcid_single pti f
i1 hle avx2 smep bmi2 erms invpcid rtm rdseed adx smap xsaveopt
                : cpu_meltdown spectre_v1 spectre_v2
bugs
bogomips
                : 4400.00
clflush size
                : 64
cache_alignment: 64
                : 46 bits physical, 48 bits virtual
address sizes
power management:
```

# GCC vectors using "hints" / pragmas

```
#include <stdio.h>
 2
 3
    typedef int data_t;
 4
    /* Number of bytes in a vector */
    #define VBYTES 32
 7
    /* Number of elements in a vector */
    #define VSIZE VBYTES/sizeof(data_t)
10
11
     typedef data_t vec_t __attribute__
12
           ((vector_size(VBYTES)));
13
14
    /* Compute inner product of SSE vector */
15
    data_t innerv(vec_t av, vec_t bv) {
16
        long int i;
17
        vec_t pv = av * bv;
18
        data_t result = 0:
19
        for (i = 0; i < VSIZE; i++)</pre>
20
             result += pv[i];
21
        return result;
22
```

```
innerv:
    .LFB23:
        .cfi_startproc
                8(%rsp), %r10
        leag
 8
 9
        .cfi_def_cfa 10, 0
                $-32, %rsp
10
        andq
                -8(%r10)
        pushq
11
12
        pushq
                %rbp
        .cfi_escape 0x10,0x6,0x2,0x76,0
13
                %rsp, %rbp
14
        movq
15
        pusha
                %r10
        .cfi_escape 0xf,0x3,0x76,0x78,0x6
16
                $72, %rsp
17
        subq
                %fs:40, %rax
18
        movq
                %rax, -24(%rbp)
19
        movq
20
        xorl
                %eax, %eax
        vpmulld %ymm1, %ymm0, %ymm1
21
        vmovdga %ymm1, -80(%rbp)
22
23
                -80(%rbp), %rdx
        leag
                32(%rdx), %rcx
24
        leag
```

## **Using Vector Instructions**

Method	Integer		Double FP	
Operation	Add	Mult	Add	Mult
Scalar Best	0.54	1.01	1.01	0.52
Vector Best	0.06	0.24	0.25	0.16
Latency Bound	0.50	3.00	3.00	5.00
Throughput Bound	0.50	1.00	1.00	0.50
Vec Throughput Bound	0.06	0.12	0.25	0.12

#### Make use of AVX Instructions

- Parallel operations on multiple data elements
- See Web Aside OPT:SIMD on CS:APP web page http://csapp.cs.cmu.edu/3e/waside.html

# **Getting High Performance**

- Good compiler and flags
- Watch out for hidden algorithmic inefficiencies
- Write compiler-friendly code
  - Watch out for optimization blockers: procedure calls & memory references
- Look carefully at innermost loops (where most work is done)
- Tune code for machine
  - Exploit instruction-level parallelism
  - Avoid unpredictable branches
  - Make code cache friendly (Covered later in course)