



Processors & Pipelines

A general summary of CS:APP 4.1

These slides adapted from materials provided by the textbook authors.


Processors & Pipelines

- Process Architecture, in Brief
- Pipelining (Instruction-Level Parallelism), Continued
- Dealing with Conditionals


SEQ Hardware

Key

- Blue boxes: predesigned hardware blocks
 - E.g., memories, ALU
- Gray boxes: control logic (HCL)
- White ovals: labels for signals
- Thick lines:64-bit word values
- Thin lines:4-8 bit values
- Dotted lines:1-bit values



Fetch Logic



Control Logic

- Instr. Valid: Is this instruction valid?
- icode, ifun: Generate no-op if invalid address
- Need regids: Does this instruction have a register byte?
- Need valC: Does this instruction have a constant word?

Execute Logic


Units

- ALU
 - Implements 4 required functions
 - Generates condition code values
- CC
 - Register with 3 condition code bits
- cond
 - Computes conditional jump/move flag

Control Logic

University of Colorado, Boulder

- Set CC: Should condition code register be loaded?
- ALU A: Input A to ALU
- ALU B: Input B to ALU
- ALU fun: What function should ALU compute?



ALU Operation

Execute	
	n
rmmovl rA, D(rB) Execute valE ← valB + valC Compute effective address popq rA	
Execute valE ← valB + valC Compute effective address	J
Execute valE ← valB + valC Compute effective address	
popq rA	
	Iress
Execute valE ← valB + 8 Increment stack pointer	
	er
jXX Dest	
Execute No operation	
call Dest	
Execute valE ← valB + −8 Decrement stack pointe	ter
ret	
Execute valE ← valB + 8 Increment stack pointer	er


Memory Logic

Memory

Reads or writes memory word

Control Logic

- stat: What is instruction status?
- Mem. read: should word be read?
- Mem. write: should word be written?
- Mem. addr.: Select address
- Mem. data.: Select data




Memory Address

	OPq rA, rB	
Memory		No operation
	rmmovq rA, D(rB)	
Memory	M ₈ [valE] ← valA	Write value to memory
		·
	popq rA	
Memory	$valM \leftarrow M_8[valA]$	Read from stack
		1
	jXX Dest	
Memory		No operation
	call Dest	
Memory	M ₈ [valE] ← valP	Write return value on stack
	ret	
Memory	$valM \leftarrow M_8[valA]$	Read return address

PC Update Logic

New PC

Select next value of PC



PC Update

OPq rA, rB	
PC ← valP	Update PC
rmmovq rA, D(rB)	
PC ← valP	Update PC
popq rA	
PC ← valP	Update PC
XX Dest	
PC ← Cnd ? valC : valP	Update PC
call Dest	
PC ← valC	Set PC to destination
ret	
PC ← valM	Set PC to return address
	PC ← valP cmmovq rA, D(rB) PC ← valP copq rA PC ← valP XX Dest PC ← Cnd ? valC : valP call Dest PC ← valC

SEQ Stages

Fetch

Read instruction from instruction memory

Decode

Read program registers

Execute

Compute value or address

Memory


Read or write data

Write Back

Write program registers

PC

Update program counter



SEQ Summary

Implementation

- Express every instruction as series of simple steps
- Follow same general flow for each instruction type
- Assemble registers, memories, predesigned combinational blocks
- Connect with control logic

Limitations

- In one cycle, must propagate through instruction memory, register file, ALU, and data memory
- Would need to run clock very slowly
- Hardware units only active for fraction of clock cycle