


## MOSFET

### 500V CoolMOS™ CE Power Transistor

CoolMOS™ is a revolutionary technology for high voltage power MOSFETs, designed according to the superjunction (SJ) principle and pioneered by Infineon Technologies. CoolMOS™ CE is a price-performance optimized platform enabling to target cost sensitive applications in Consumer and Lighting markets by still meeting highest efficiency standards. The new series provides all benefits of a fast switching Superjunction MOSFET while not sacrificing ease of use and offering the best cost down performance ratio available on the market.



#### Features

- Extremely low losses due to very low FOM  $R_{dson} \cdot Q_g$  and  $E_{oss}$
- Very high commutation ruggedness
- Easy to use/drive
- Pb-free plating, Halogen free mold compound
- Qualified for standard grade applications

#### Applications

PFC stages, hard switching PWM stages and resonant switching stages for e.g. PC Silverbox, Adapter, LCD & PDP TV and indoor lighting.



**Table 1 Key Performance Parameters**

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	550	V
$R_{DS(on),max}$	2	$\Omega$
$I_D$	3.6	A
$Q_{g,typ}$	6	nC
$I_{D,pulse}$	6.1	A
$E_{oss}@400V$	0.62	$\mu J$

Type / Ordering Code	Package	Marking	Related Links
IPD50R2K0CE	PG-T0 252	50S2K0CE	see Appendix A
IPU50R2K0CE	PG-T0 251		

## Table of Contents

Description .....	1
Maximum ratings .....	3
Thermal characteristics .....	3
Electrical characteristics .....	4
Electrical characteristics diagrams .....	6
Test Circuits .....	10
Package Outlines .....	11
Appendix A .....	13
Revision History .....	14
Trademarks .....	14
Disclaimer .....	14

## 1 Maximum ratings

at  $T_j = 25^\circ\text{C}$ , unless otherwise specified

**Table 2 Maximum ratings**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current <sup>1)</sup>	$I_D$	-	-	3.6 2.3	A	$T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$
Pulsed drain current <sup>2)</sup>	$I_{D,\text{pulse}}$	-	-	6.1	A	$T_C=25^\circ\text{C}$
Avalanche energy, single pulse	$E_{AS}$	-	-	34	mJ	$I_D = 0.8\text{A}; V_{DD} = 50\text{V}$
Avalanche energy, repetitive	$E_{AR}$	-	-	0.05	mJ	$I_D = 0.8\text{A}; V_{DD} = 50\text{V}$
Avalanche current, repetitive	$I_{AR}$	-	-	0.8	A	-
MOSFET dv/dt ruggedness	dv/dt	-	-	50	V/ns	$V_{DS} = 0\text{...}400\text{V}$
Gate source voltage	$V_{GS}$	-20 -30	-	20 30	V	static; AC ( $f > 1\text{ Hz}$ )
Power dissipation (non FullPAK) TO-252, TO-251	$P_{tot}$	-	-	33	W	$T_C=25^\circ\text{C}$
Operating and storage temperature	$T_j, T_{stg}$	-55	-	150	°C	-
Continuous diode forward current	$I_S$	-	-	2.5	A	$T_C=25^\circ\text{C}$
Diode pulse current <sup>2)</sup>	$I_{S,\text{pulse}}$	-	-	6.1	A	$T_C = 25^\circ\text{C}$
Reverse diode dv/dt <sup>3)</sup>	dv/dt	-	-	15	V/ns	$V_{DS} = 0\text{...}400\text{V}, I_{SD} \leq I_S, T_j=25^\circ\text{C}, t_{cond} < 2\mu\text{s}$
Maximum diode commutation speed <sup>3)</sup>	di <sub>f</sub> /dt	-	-	500	A/μs	$V_{DS} = 0\text{...}400\text{V}, I_{SD} \leq I_S, T_j=25^\circ\text{C}, t_{cond} < 2\mu\text{s}$

## 2 Thermal characteristics

**Table 3 Thermal characteristics DPAK, IPAK**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	$R_{thJC}$	-	-	3.75	°C/W	-
Thermal resistance, junction - ambient <sup>4)</sup>	$R_{thJA}$	-	-	62 35	°C/W	SMD version, device on PCB, minimal footprint SMD version, device on PCB, 6cm <sup>2</sup> cooling area <sup>4)</sup>
Soldering temperature, wave- & reflowsoldering allowed	$T_{sold}$	-	-	260	°C	reflow MSL 1

<sup>1)</sup> Limited by  $T_{j,\text{max}}$ . Maximum duty cycle D=0.5

<sup>2)</sup> Pulse width  $t_p$  limited by  $T_{j,\text{max}}$

<sup>3)</sup>  $V_{DClink}=400\text{V}; V_{DS,\text{peak}} < V_{(BR)DSS}$ ; identical low side and high side switch with identical  $R_G$

<sup>4)</sup> Device on 40mm\*40mm\*1.5mm one layer epoxy PCB FR4 with 6cm<sup>2</sup> copper area (thickness 70μm) for drain connection. PCB is vertical without air stream cooling.

### 3 Electrical characteristics

**Table 4 Static characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	500	-	-	V	$V_{GS}=0V, I_D=1mA$
Gate threshold voltage	$V_{(GS)th}$	2.50	3	3.50	V	$V_{DS}=V_{GS}, I_D=0.05mA$
Zero gate voltage drain current	$I_{DSS}$	-	-	1	$\mu A$	$V_{DS}=500V, V_{GS}=0V, T_j=25^\circ C$
		-	10	-		$V_{DS}=500V, V_{GS}=0V, T_j=150^\circ C$
Gate-source leakage current	$I_{GSS}$	-	-	100	nA	$V_{GS}=20V, V_{DS}=0V$
Drain-source on-state resistance	$R_{DS(on)}$	-	1.80 4.68	2.00 -	$\Omega$	$V_{GS}=13V, I_D=0.6A, T_j=25^\circ C$ $V_{GS}=13V, I_D=0.6A, T_j=150^\circ C$
Gate resistance	$R_G$	-	7	-	$\Omega$	f=1 MHz, open drain

**Table 5 Dynamic characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	$C_{iss}$	-	124	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Output capacitance	$C_{oss}$	-	9	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Effective output capacitance, energy related <sup>1)</sup>	$C_{o(er)}$	-	8	-	pF	$V_{GS}=0V, V_{DS}=0...400V$
Effective output capacitance, time related <sup>2)</sup>	$C_{o(tr)}$	-	26	-	pF	$I_D=\text{constant}, V_{GS}=0V, V_{DS}=0...400V$
Turn-on delay time	$t_{d(on)}$	-	6	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Rise time	$t_r$	-	5	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Turn-off delay time	$t_{d(off)}$	-	21	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$
Fall time	$t_f$	-	38	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=0.8A, R_G=5.3\Omega$

**Table 6 Gate charge characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	$Q_{gs}$	-	0.7	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0 \text{ to } 10V$
Gate to drain charge	$Q_{gd}$	-	3.5	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0 \text{ to } 10V$
Gate charge total	$Q_g$	-	6	-	nC	$V_{DD}=400V, I_D=0.8A, V_{GS}=0 \text{ to } 10V$
Gate plateau voltage	$V_{plateau}$	-	5.4	-	V	$V_{DD}=400V, I_D=0.8A, V_{GS}=0 \text{ to } 10V$



<sup>1)</sup>  $C_{o(er)}$  is a fixed capacitance that gives the same stored energy as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$

<sup>2)</sup>  $C_{o(tr)}$  is a fixed capacitance that gives the same charging time as  $C_{oss}$  while  $V_{DS}$  is rising from 0 to 80%  $V_{(BR)DSS}$


**Table 7 Reverse diode characteristics**

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	$V_{SD}$	-	0.83	-	V	$V_{GS}=0V$ , $I_F=0.8A$ , $T_f=25^\circ C$
Reverse recovery time	$t_{rr}$	-	110	-	ns	$V_R=400V$ , $I_F=0.8A$ , $di_F/dt=100A/\mu s$
Reverse recovery charge	$Q_{rr}$	-	0.35	-	$\mu C$	$V_R=400V$ , $I_F=0.8A$ , $di_F/dt=100A/\mu s$
Peak reverse recovery current	$I_{frm}$	-	5.2	-	A	$V_R=400V$ , $I_F=0.8A$ , $di_F/dt=100A/\mu s$

## 4 Electrical characteristics diagrams




**Diagram 5: Typ. output characteristics  $T_j=25^\circ\text{C}$**




$I_D=f(V_{DS})$ ;  $T_j=25^\circ\text{C}$ ; parameter:  $V_{GS}$

**Diagram 6: Typ. output characteristics  $T_j=125^\circ\text{C}$**




$I_D=f(V_{DS})$ ;  $T_j=125^\circ\text{C}$ ; parameter:  $V_{GS}$

**Diagram 7: Typ. drain-source on-state resistance**




$R_{DS(on)}=f(I_D)$ ;  $T_j=125^\circ\text{C}$ ; parameter:  $V_{GS}$

**Diagram 8: Drain-source on-state resistance**




$R_{DS(on)}=f(T_j)$ ;  $I_D=0.6 \text{ A}$ ;  $V_{GS}=13 \text{ V}$

**Diagram 9: Typ. transfer characteristics**




$I_D=f(V_{GS})$ ;  $V_{DS}=20\text{V}$ ; parameter:  $T_j$

**Diagram 10: Typ. gate charge**




$V_{GS}=f(Q_{gate})$ ;  $I_D=0.8\text{ A}$  pulsed; parameter:  $V_{DD}$

**Diagram 11: Avalanche energy**





$E_{AS}=f(T_j)$ ;  $I_D=0.8\text{ A}$ ;  $V_{DD}=50\text{ V}$

**Diagram 12: Drain-source breakdown voltage**



$V_{BR(DSS)}=f(T_j)$ ;  $I_D=1\text{ mA}$



## 5 Test Circuits

**Table 8 Diode characteristics**

Test circuit for diode characteristics	Diode recovery waveform
<p><math>R_{g1} = R_{g2}</math></p>	<p>Diode recovery waveform graph showing current <math>I_F</math> and voltage <math>V_{DS}</math> over time <math>t</math>. The graph illustrates the recovery process from a peak voltage <math>V_{DS(\text{peak})}</math> down to <math>V_{DS}</math>. Key parameters labeled include <math>t_{rr}</math> (recovery time), <math>dI_F/dt</math> (slope of recovery), <math>Q_F</math> (forward recovery charge), <math>Q_S</math> (storage recovery charge), <math>10\% I_{mm}</math> (threshold current), <math>dI_r/dt</math> (slope of recovery), <math>t_r</math> (recovery time), <math>t_{f_r}</math> (forward recovery time), and <math>Q_{rr} = Q_F + Q_S</math>.</p>


**Table 9 Switching times**

Switching times test circuit for inductive load	Switching times waveform
	<p>Switching times waveform graph showing drain-to-source voltage <math>V_{DS}</math> and gate-to-source voltage <math>V_{GS}</math> over time. The graph shows the transition from a low voltage level to a high voltage level (turn-on) and back (turn-off). Key parameters labeled include <math>t_{d(on)}</math>, <math>t_{d(off)}</math>, <math>t_{on}</math>, <math>t_{off}</math>, and <math>t_r</math>.</p>

**Table 10 Unclamped inductive load**

Unclamped inductive load test circuit	Unclamped inductive waveform
	<p>Unclamped inductive waveform graph showing drain-to-source voltage <math>V_{DS}</math> and current <math>I_D</math> over time. The graph illustrates the turn-on process where the voltage <math>V_{DS}</math> rises to a peak value <math>V_{(BR)DS}</math> before settling.</p>

## 6 Package Outlines



\*) mold flash not included

DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	2.16	2.41	0.085	0.095
A1	0.00	0.15	0.000	0.006
b	0.64	0.89	0.025	0.035
b2	0.65	1.15	0.026	0.045
b3	5.00	5.50	0.197	0.217
c	0.46	0.60	0.018	0.024
c2	0.46	0.98	0.018	0.039
D	5.97	6.22	0.235	0.245
D1	5.02	5.84	0.198	0.230
E	6.40	6.73	0.252	0.265
E1	4.70	5.60	0.185	0.220
e	2.29 (BSC)		0.090 (BSC)	
e1	4.57 (BSC)		0.180 (BSC)	
N	3		3	
H	9.40	10.48	0.370	0.413
L	1.18	1.70	0.046	0.067
L3	0.90	1.25	0.035	0.049
L4	0.51	1.00	0.020	0.039
F1	10.60		0.417	
F2	6.40		0.252	
F3	2.20		0.087	
F4	5.80		0.228	
F5	5.76		0.227	
F6	1.20		0.047	

DOCUMENT NO.	Z8B00003328
SCALE	0 2.0 0 2.0 4mm
EUROPEAN PROJECTION	
ISSUE DATE	01-09-2015
REVISION	05

Figure 1 Outline PG-T0 252, dimensions in mm/inches




Figure 2 Outline PG-T0 251, dimensions in mm/inches

## 7 Appendix A

### Table 11 Related Links

- **IFX CoolMOS Webpage:** [www.infineon.com](http://www.infineon.com)
- **IFX Design tools:** [www.infineon.com](http://www.infineon.com)

# 500V CoolMOS™ CE Power Transistor

## IPD50R2K0CE, IPU50R2K0CE

### Revision History

IPD50R2K0CE, IPU50R2K0CE

**Revision: 2016-06-13, Rev. 2.3**

#### Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2012-12-05	Release of final version
2.1	2013-07-16	update to Halogen free mold compound
2.2	2015-11-17	Updated to qualified for standard grade & updated package drawing
2.3	2016-06-13	Updated ID ratings, Zth, SOA and Pd curves

#### Trademarks of Infineon Technologies AG

AURIX™, C166™, CanPAK™, CIPOS™, CoolGaN™, CoolMOS™, CoolSET™, CoolSiC™, CORECONTROL™, CROSSSAVE™, DAVE™, DI-POL™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, euepec™, FCOS™, HITFET™, HybridPACK™, Infineon™, ISOFACE™, IsoPACK™, i-Wafer™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OPTIGA™, OptiMOS™, ORIGA™, POWERCODE™, PRIMARION™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, ReverSave™, SatRIC™, SIEGET™, SIPMOS™, SmartLEWIS™, SOLID FLASH™, SPOC™, TEMPFET™, thinQI™, TRENCHSTOP™, TriCore™.

Trademarks updated August 2015

#### Other Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

#### We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:  
[erratum@infineon.com](mailto:erratum@infineon.com)

#### Published by

Infineon Technologies AG

81726 München, Germany

© 2016 Infineon Technologies AG

All Rights Reserved.

#### Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.