

LM5123-Q1 2.2-MHz Wide V_{IN} Low- I_Q Synchronous Boost Controller with V_{OUT} Tracking

1 Features

- AEC-Q100 qualified for automotive applications
 - Temperature grade 1: -40°C to $+125^{\circ}\text{C}$, T_A
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Suited for wide operating range automotive battery powered applications
 - 3.8-V to 42-V input operating range
 - Dynamically programmable V_{OUT} from 5 V to 20 V, or from 15 V to 57 V
 - Minimum boost input 0.8 V when $\text{BIAS} \geq 3.8\text{ V}$
 - Bypass operation when $V_{SUPPLY} > V_{LOAD}$
- Minimized battery drain
 - Shutdown current $\leq 3\text{ }\mu\text{A}$
 - Automatic mode transition
 - Battery drain in deep sleep $\leq 11\text{ }\mu\text{A}$ (bypass operation, charge pump off)
 - Battery drain in deep sleep $\leq 38\text{ }\mu\text{A}$ (bypass operation, charge pump on)
 - $\text{BIAS } I_Q$ in sleep $\leq 13\text{ }\mu\text{A}$ (skip mode)
 - Strong 5-V MOSFET drivers
- Small solution size and low cost
 - Maximum switching frequency 2.2 MHz
 - Internal boot diode
 - Constant peak current limit over V_{IN}
 - Supports DCR inductor current sensing
 - QFN-20 with wettable flanks
- Avoid AM band interference and crosstalk
 - Optional clock synchronization
 - Switching frequency from 100 kHz to 2.2 MHz
 - Selectable switching mode (FPWM, diode emulation, skip mode)

- EMI mitigation
 - Optional programmable spread spectrum
 - Lead-less package
- Programmability and flexibility
 - Dynamic V_{OUT} tracking
 - Dynamic switching frequency programming
 - Programmable line UVLO
 - Adjustable soft start
 - Adaptive dead-time
 - PGOOD indicator
- Integrated protection features
 - Cycle-by-cycle peak current limit
 - Overvoltage protection
 - HB-SW short protection
 - Thermal shutdown

2 Applications

- Automotive audio power supply with tracking
- Automotive LED bias supply
- Automotive HVAC controller supply
- Automotive motor power supply


3 Description

The LM5123-Q1 device is a wide input range synchronous boost controller that employs peak current mode control.

Device Information

| PART NUMBER | PACKAGE ⁽¹⁾ | BODY SIZE (NOM) |
|-------------|------------------------|-----------------|
| LM5123-Q1 | QFN (20) | 3.5 mm × 3.5 mm |

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Typical Application



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

| | | | |
|---|-----------|---|-----------|
| 1 Features..... | 1 | 9 Application and Implementation..... | 32 |
| 2 Applications..... | 1 | 9.1 Application Information..... | 32 |
| 3 Description..... | 1 | 9.2 Typical Application..... | 32 |
| 4 Revision History..... | 2 | 9.3 System Example..... | 34 |
| 5 Description (continued)..... | 3 | 10 Power Supply Recommendations..... | 35 |
| 6 Pin Configuration and Functions..... | 4 | 11 Layout..... | 36 |
| 7 Specifications..... | 6 | 11.1 Layout Guidelines..... | 36 |
| 7.1 Absolute Maximum Ratings..... | 6 | 11.2 Layout Example..... | 37 |
| 7.2 ESD Ratings..... | 6 | 12 Device and Documentation Support..... | 38 |
| 7.3 Recommended Operating Conditions..... | 7 | 12.1 Device Support..... | 38 |
| 7.4 Thermal Information..... | 7 | 12.2 Receiving Notification of Documentation Updates..... | 38 |
| 7.5 Electrical Characteristics..... | 7 | 12.3 Support Resources..... | 38 |
| 7.6 Typical Characteristics..... | 12 | 12.4 Trademarks..... | 38 |
| 8 Detailed Description..... | 15 | 12.5 Electrostatic Discharge Caution..... | 38 |
| 8.1 Overview..... | 15 | 12.6 Glossary..... | 38 |
| 8.2 Functional Block Diagram..... | 15 | 13 Mechanical, Packaging, and Orderable | |
| 8.3 Feature Description..... | 16 | Information..... | 38 |
| 8.4 Device Functional Modes..... | 28 | | |

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

| Changes from Revision A (December 2021) to Revision B (January 2022) | Page |
|---|-------------|
| • Updated Bias current and battery drain in deep sleep..... | 7 |
| • Updated overvoltage (OVP) and undervoltage threshold (PGOOD)..... | 7 |
| • Updated dead time..... | 7 |
| • Updated HB diode resistance..... | 7 |
| • Updated VOUT regulation target voltages..... | 7 |

| Changes from Revision * (December 2020) to Revision A (December 2021) | Page |
|--|-------------|
| • Changed document status from Advance Information to Production Data..... | 1 |


5 Description (continued)

The device features a low shutdown I_Q and a low I_Q sleep mode, which minimizes battery drain at no and light load condition. The device also supports an ultra-low I_Q deep sleep mode with bypass operation, which eliminates the need for an external bypass switch when the supply voltage is greater than the boost output regulation target. The output voltage can be dynamically programmed by using the tracking function.

The wide input range of the device supports automotive cold-crank and load dump. The minimum input voltage can be as low as 0.8 V when BIAS is equal to or greater than 3.8 V. The switching frequency is dynamically programmed with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz minimizes AM band interference and allows a small solution size and fast transient response. Controller architectures simplify thermal management at harsh ambient temperature conditions when compared to converter architectures.

The device has built-in protection features such as peak current limit, which is constant over V_{IN} , overvoltage protection, and thermal shutdown. External clock synchronization, programmable spread spectrum modulation, and a lead-less package with minimal parasitic, help to reduce EMI and avoid cross talk. Additional features include line UVLO, FPWM, diode emulation, DCR inductor current sensing, programmable soft start, and a power-good indicator.

6 Pin Configuration and Functions



20-Pin QFN with Wettable Flanks RGR Package (Top View)

Table 6-1. Pin Functions

| PIN | | I/O ⁽¹⁾ | DESCRIPTION |
|------------|-----|--------------------|---|
| NAME | NO. | | |
| CSP | 1 | I | Current sense amplifier input. The pin operates as the positive input pin. |
| CSN | 2 | I | Current sense amplifier input. The pin operates as the negative input pin. |
| VOUT/SENSE | 3 | I | Output voltage sensing pin. An internal feedback resistor voltage divider is connected from the pin to AGND. Connect a 0.1- μ F local VOUT capacitor from the pin to ground. |
| | | | High-side MOSFET drain voltage sensing pin. Connect the pin to the drain of the high-side MOSFET through a short, low inductance path. |
| PGOOD | 4 | O | Power-good indicator with open-drain output stage. The pin is grounded when the output voltage is less than the undervoltage threshold. The pin can be left floating if not used. |
| HO | 5 | O | High-side gate driver output. Connect directly to the gate of the high-side N-channel MOSFET through a short, low inductance path. |
| SW | 6 | P | Switching node connection and the high-side MOSFET source voltage sensing pin. Connect directly to the source of the high-side N-channel MOSFET and the drain of the low-side N-channel MOSFET through a short, low inductance path. Connect to PGND for non-synchronous boost configuration. |
| HB | 7 | P | High-side driver supply for bootstrap gate drive. Boot diode is internally connected from VCC to the pin. Connect a 0.1- μ F capacitor between the pin and SW. Connect to VCC for non-synchronous boost configuration. |
| BIAS | 8 | P | Supply voltage input to the VCC regulator. Connect a 1- μ F local BIAS capacitor from the pin to ground. |
| VCC | 9 | P | Output of the internal VCC regulator and supply voltage input of the internal MOSFET drivers. Connect a 4.7- μ F capacitor between the pin and PGND. |
| PGND | 10 | G | Power ground pin. Connect directly to the source of the low-side N-channel MOSFET and the power ground plane through a short, low inductance path. |
| LO | 11 | O | Low-side gate driver output. Connect directly to the gate of the low-side N-channel MOSFET through a short, low inductance path. |

Table 6-1. Pin Functions (continued)

| PIN | | I/O⁽¹⁾ | DESCRIPTION |
|-------------------|------------|--------------------------|--|
| NAME | NO. | | |
| MODE | 12 | I | Device switching mode (FPWM, diode emulation, or skip) selection pin. The device is configured to skip mode if the pin is open or if a resistor that is greater than 500 kΩ is connected from the pin to AGND during initial power-on. The device is configured to FPWM mode by connecting the pin to VCC or if the pin voltage is greater than 2.0 V during power-on. The device is configured to diode emulation mode by connecting the pin to ground or the pin voltage is less than 0.4 V during initial power-on. The switching mode can be dynamically programmed between the FPWM and the DE mode during operation. |
| UVLO/EN | 13 | I | <p>Enable pin. The pin enables/disables the device. If the pin is less than 0.35 V, the device shuts down. The pin must be raised above 0.65 V to enable the device.</p> <p>Undervoltage lockout programming pin. The converter start-up and shutdown levels can be programmed by connecting the pin to the supply voltage through a resistor voltage divider. The low-side UVLO resistor must be connected to AGND. Connect to BIAS if not used.</p> |
| SYNC/DITHER/VH/CP | 14 | I/O | Synchronization clock input. The internal oscillator can be synchronized to an external clock during operation. Connect to AGND if not used. |
| | | | Clock dithering/spread spectrum modulation frequency programming pin. If a capacitor is connected between the pin and AGND, the clock dithering/spread spectrum function is activated. During the dithering operation, the capacitor is charged and discharged with an internal 20-µA current source/sink. As the voltage on the pin ramps up and down, the oscillator frequency is modulated between -6% and +5% of the nominal frequency set by the RT resistor. The clock dithering/spread spectrum can be deactivated during operation by pulling down the pin to ground. |
| | | | VCC hold pin. If the pin is greater than 2.0 V, the device holds the VCC pin voltage when the EN pin is grounded, which helps to restart fast without reconfiguration. |
| | | | Charge pump enable pin. If the pin is greater than 2.0 V, the internal charge pump maintains the HB pin voltage above its HB UVLO threshold for bypass operation, which allows the high-side switch to turn on 100% during bypass operation. |
| RT | 15 | I | Switching frequency setting pin. If no external clock is applied to the SYNC pin, the switching frequency is programmed by a single resistor between the pin and AGND. Switching frequency is dynamically programmable during operation. |
| VREF/RANGE | 16 | I/O | 1.0-V internal reference voltage output. Connect a 470-pF capacitor from the pin to AGND. The V_{OUT} regulation target can be programmed by connecting a resistor voltage divider from the pin to TRK. The resistance from the pin to AGND must be always greater than 20 kΩ if used. Connect the low-side resistor of the divider to AGND. |
| | | | V_{OUT} range selection pin. Lower V_{OUT} range (5 V to 20 V) is selected if the resistance from the pin to AGND is in the range of 75 kΩ and 100 kΩ during initial power-on. Upper V_{OUT} range (15 V to 57 V) is selected if the resistance from the pin to AGND is in the range of 20 kΩ and 35 kΩ during initial power-on. Boost converter output voltage can be dynamically programmed within the pre-programmed range. The accuracy of the output voltage regulation is specified within the selected range. |
| SS | 17 | I/O | Soft-start time programming pin. An external capacitor and an internal current source set the ramp rate of the internal error amplifier reference during soft start. The device forces diode emulation during soft-start time. |
| TRK | 18 | I | Output regulation target programming pin. The V_{OUT} regulation target can be programmed by connecting the pin to VREF through a resistor voltage divider or by controlling the pin voltage directly from a D/A. The recommended operating range of the pin is from 0.25 V to 1.0 V. |
| AGND | 19 | G | Analog ground pin. Connect to the analog ground plane through a wide and short path. |
| COMP | 20 | O | Output of the internal transconductance error amplifier. Connect the loop compensation components between the pin and AGND. |
| EP | — | | Exposed pad of the package. The EP must be soldered to a large analog ground plane to reduce thermal resistance. |

(1) G = Ground, I = Input, O = Output, P = Power

7 Specifications

7.1 Absolute Maximum Ratings

Over the recommended operating junction temperature range (unless otherwise specified)⁽¹⁾

| | | MIN | MAX | UNIT |
|---|---------------------------------------|------|--------------------|------|
| Input ⁽²⁾ | BIAS to AGND | -0.3 | 50 | V |
| | UVLO to AGND | -0.3 | BIAS + 0.3 | |
| | CSP to AGND | -0.3 | 50 | |
| | CSP to CSN | -0.3 | 0.3 | |
| | VOUT to AGND | -0.3 | 65 | |
| | HB to AGND | -0.3 | 65 | |
| | HB to SW | -0.3 | 5.8 ⁽³⁾ | |
| | SW to AGND | -0.3 | 60 | |
| | SW to AGND (50ns) | -1 | | |
| | MODE, SYNC, TRK to AGND | -0.3 | 5.5 | |
| | PGOOD to AGND | -0.3 | VOUT + 0.3 | |
| | RT to AGND | -0.3 | 2.5 | |
| | PGND to AGND | -0.3 | 0.3 | |
| Output ⁽²⁾ | VCC to AGND | -0.3 | 5.8 ⁽³⁾ | V |
| | HO to SW (50 ns) | -1 | | |
| | LO to PGND (50 ns) | -1 | | |
| | VREF, SS, COMP to AGND ⁽⁴⁾ | -0.3 | 5.5 | |
| Operating junction temperature, T _J ⁽⁵⁾ | | -40 | 150 | °C |
| Storage temperature, T _{STG} | | -55 | 150 | |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) It is not allowed to apply an external voltage directly to VREF, COMP, SS, RT, LO, and HO pins.

(3) Operating lifetime is de-rated when the pin voltage is greater than 5.5 V.

(4) Maximum VREF pin sourcing current is 50 μ A.

(5) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

7.2 ESD Ratings

| | | | VALUE | UNIT |
|--------------------|-------------------------|---|---|------|
| V _(ESD) | Electrostatic discharge | Human-body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD Classification Level 2 | ± 2000 | V |
| | | Charged-device model (CDM), per AEC Q100-011 CDM ESD Classification Level C4B | All pins ± 500 Corner pins ± 750 | |
| | | | | |

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

Over the recommended operating junction temperature range (unless otherwise specified)⁽¹⁾

| | | MIN | NOM | MAX | UNIT |
|-------------------------------------|--|------|------------------|-----|------|
| V _{SUPPLY(BOOST)} | Boost converter input (when BIAS \geq 3.8 V) | 0.8 | 42 | | V |
| V _{LOAD(BOOST)} | Boost converter output | 5 | 57 | | |
| V _{BIAST} | BIAS input | 3.8 | 42 | | |
| V _{UVLO} | UVLO input | 0 | 42 | | |
| V _{CSP} , V _{CSN} | Current sense input | 0.8 | 42 | | |
| V _{VOUT} | Boost output sense | 5 | 57 | | |
| V _{TRK} | TRK input | 0.25 | 1 ⁽³⁾ | | |
| V _{SYNC} | Synchronization pulse input | 0 | 5.25 | | |
| f _{SW} | Typical switching frequency | 100 | 2200 | | kHz |
| f _{SYNC} | Synchronization pulse frequency | 200 | 2200 | | |
| T _J | Operating junction temperature ⁽²⁾ | -40 | 150 | °C | |

(1) *Operating Ratings* are conditions under the device is intended to be functional. For specifications and test conditions, see *Electrical Characteristics*.

(2) High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

(3) The maximum TRK pin voltage is limited to 0.95 V when the upper V_{OUT} range is selected.

7.4 Thermal Information

| THERMAL METRIC ⁽¹⁾ | | RGR (QFN) | UNIT |
|-------------------------------|--|-----------|------|
| | | 20 PINS | |
| R _{qJA} | Junction-to-ambient thermal resistance | 43.3 | °C/W |
| R _{qJC(top)} | Junction-to-case (top) thermal resistance | 39.9 | °C/W |
| R _{qJB} | Junction-to-board thermal resistance | 17.8 | °C/W |
| y _{JT} | Junction-to-top characterization parameter | 0.8 | °C/W |
| y _{JB} | Junction-to-board characterization parameter | 17.8 | °C/W |
| R _{qJC(bot)} | Junction-to-case (bottom) thermal resistance | 5.3 | °C/W |

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

7.5 Electrical Characteristics

Typical values correspond to T_J = 25°C. Minimum and maximum limits apply over T_J = -40°C to 125°C. Unless otherwise stated, V_{BIAST} = 12 V, V_{VOUT} = 12 V, R_T = 9.09 kΩ, R_{VREF} = 65 kΩ

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|---|---|-----|-----|------|
| SUPPLY CURRENT(BIAS, VCC, VOUT) | | | | | |
| I _{BIAST-SD} | BIAS current in shutdown | V _{UVLO} = 0 V, V _{VOUT} = 11.3 V | 2.5 | 5 | μA |
| I _{BIAST-DS1} | BIAS current in deep sleep (skip or diode emulation mode, charge pump off, VCC is supplied by BIAS) | V _{UVLO} = 2.5 V, V _{TRK} = 0.25 V, V _{SYNC} = 0 V, V _{VOUT} = 12 V | 10 | 16 | μA |
| I _{BIAST-DS2} | BIAS current in deep sleep (FPWM mode, charge pump off, VCC is supplied by BIAS) | V _{UVLO} = 2.5 V, V _{TRK} = 0.25 V, V _{SYNC} = 0 V, V _{VOUT} = 12 V | 40 | 69 | μA |
| I _{BIAST-DS3} | BIAS current in deep sleep (skip or diode emulation mode, charge pump on, VCC is supplied by BIAS) | V _{UVLO} = 2.5 V, V _{TRK} = 0.25 V, V _{SYNC} = 2.5 V, V _{VOUT} = 12 V | 32 | 60 | μA |
| I _{BIAST-DS4} | BIAS current in deep sleep (FPWM mode, charge pump on, VCC is supplied by BIAS) | V _{UVLO} = 2.5 V, V _{TRK} = 0.25 V, V _{SYNC} = 2.5 V, V _{VOUT} = 12 V | 114 | 154 | μA |

7.5 Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{BIAS} = 12 \text{ V}$, $V_{VOUT} = 12 \text{ V}$, $R_T = 9.09 \text{ k}\Omega$, $R_{VREF} = 65 \text{ k}\Omega$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--------------------------|--|---|-------|-------|---------------|
| $I_{BIAS-SLEEP}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, MODE = OPEN, $V_{OUT} = 5 \text{ V}$ | | 13 | 17.5 | μA |
| $I_{BIAS-ACTIVE}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.6 \text{ V}$, MODE = VCC | | 1.2 | 1.5 | mA |
| $I_{VOUT-SD}$ | $V_{UVLO} = 0 \text{ V}$, $V_{OUT} = 11.3 \text{ V}$ | | 1 | | μA |
| $I_{VOUT-DS}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, $V_{OUT} = 12 \text{ V}$ | | 1.2 | 1.5 | μA |
| $I_{VOUT-ACTIVE}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.6 \text{ V}$, MODE = VCC | | 42 | 55 | μA |
| $I_{BATTERY-SD}$ | $V_{UVLO} = 0 \text{ V}$, $V_{OUT} = 11.3 \text{ V}$ | | 2.5 | 5 | μA |
| $I_{BATTERY-DS1}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, $V_{SYNC} = 0 \text{ V}$ | | 11 | 17 | μA |
| $I_{BATTERY-DS2}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, $V_{SYNC} = 0 \text{ V}$ | | 41 | 70 | μA |
| $I_{BATTERY-DS3}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, $V_{SYNC} = 2.5 \text{ V}$ | | 33 | 62 | μA |
| $I_{BATTERY-DS4}$ | $V_{UVLO} = 2.5 \text{ V}$, $V_{TRK} = 0.25 \text{ V}$, $V_{SYNC} = 2.5 \text{ V}$ | | 115 | 155 | μA |
| ENABLE, UVLO | | | | | |
| $V_{EN-RISING}$ | Enable threshold | EN rising | 0.45 | 0.55 | 0.65 |
| $V_{EN-FALLING}$ | Enable threshold | EN falling | 0.35 | 0.45 | 0.55 |
| V_{EN-HYS} | Enable hysteresis | EN falling | 55 | 90 | 130 |
| $I_{UVLO-HYS}$ | UVLO pulldown hysteresis current | $V_{UVLO} = 0.7 \text{ V}$ | 8 | 10 | 12 |
| $V_{UVLO-RISING}$ | UVLO threshold | UVLO rising | 1.05 | 1.1 | 1.15 |
| $V_{UVLO-FALLING}$ | UVLO threshold | UVLO falling | 1.025 | 1.075 | 1.125 |
| $V_{UVLO-HYS}$ | UVLO hysteresis | UVLO falling | | 25 | mV |
| SYNC/DITHER/VH/CP | | | | | |
| $V_{SYNC-RISING}$ | SYNC threshold/SYNC detection threshold | SYNC rising | | 2 | V |
| $V_{SYNC-FALLING}$ | SYNC threshold | SYNC falling | 0.4 | | V |
| | Minimum SYNC pull up pulse width | | | 100 | ns |
| I_{DITHER} | Dither source/sink current | | 16 | 21 | 26 |
| Δf_{SW1} | f_{SW} modulation (upper limit) | | | 5% | |
| Δf_{SW2} | f_{SW} modulation (lower limit) | | | -6% | |
| $V_{DITHER-FALLING}$ | Dither disable threshold | | 0.65 | 0.75 | 0.85 |
| VCC | | | | | |
| $V_{VCC-REG1}$ | VCC regulation | $I_{VCC} = 100 \text{ mA}$ | 4.75 | 5 | 5.25 |
| $V_{VCC-REG2}$ | VCC regulation | No load | 4.75 | 5 | 5.25 |
| $V_{VCC-REG3}$ | VCC regulation during dropout | $V_{BIAS} = 3.8 \text{ V}$, $I_{VCC} = 100 \text{ mA}$ | 3.45 | | V |
| $V_{VCC-UVLO-RISING}$ | VCC UVLO threshold | VCC rising | 3.55 | 3.65 | 3.75 |
| $V_{VCC-UVLO-FALLING}$ | VCC UVLO threshold | VCC falling | 3.2 | 3.3 | 3.4 |

7.5 Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{\text{BIAS}} = 12 \text{ V}$, $V_{\text{VOUT}} = 12 \text{ V}$, $R_T = 9.09 \text{ k}\Omega$, $R_{\text{VREF}} = 65 \text{ k}\Omega$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|--|--|------------------------|-----|-------|------|
| $I_{\text{VCC-CL}}$ | V_{VCC} sourcing current limit | 100 | | | mA |
| CONFIGURATION (MODE) | | | | | |
| $V_{\text{MODE-RISING}}$ | FPWM mode threshold | 2.0 | | | V |
| $V_{\text{MODE-FALLING}}$ | Diode emulation mode threshold | 0.4 | | | V |
| RT | | | | | |
| V_{RT} | RT regulation | 0.5 | | | V |
| VREF, TRK, VOUT | | | | | |
| V_{REF} | VREF regulation target | 0.99 | 1 | 1.005 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target1 with resistor divider (lower V_{OUT} range) | 4.915 | 5 | 5.085 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target2 with resistor divider (lower V_{OUT} range) | 9.9 | 10 | 10.1 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target3 with resistor divider (lower V_{OUT} range) | 19.8 | 20 | 20.2 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target4 with resistor divider (upper V_{OUT} range) | 14.74 | 15 | 15.24 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target5 with resistor divider (upper V_{OUT} range) | 29.7 | 30 | 30.3 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target6 with resistor divider (upper V_{OUT} range) | 56.43 | 57 | 57.57 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target1 using TRK (lower V_{OUT} range) | 4.91 | 5 | 5.09 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target2 using TRK (lower V_{OUT} range) | 9.88 | 10 | 10.11 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target3 using TRK (lower V_{OUT} range) | 19.8 | 20 | 20.2 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target4 using TRK (upper V_{OUT} range) | 14.71 | 15 | 15.25 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target5 using TRK (upper V_{OUT} range) | 29.6 | 30 | 30.3 | V |
| $V_{\text{OUT-REG}}$ | V_{OUT} regulation target6 using TRK (upper V_{OUT} range) | 56.45 | 57 | 57.5 | V |
| I_{TRK} | TRK bias current | 1 | | | uA |
| SOFT START, DE to FPWM TRANSITION | | | | | |
| I_{SS} | Soft-start current | 17 | 20 | 23 | μA |
| $V_{\text{SS-DONE}}$ | MODE transition start | 1.3 | 1.5 | 1.7 | V |
| R_{SS} | SS pulldown switch R_{DSO} | 30 | 70 | | Ω |
| $V_{\text{SS-DIS}}$ | SS discharge detection threshold | 30 | 50 | 75 | mV |
| $V_{\text{SS-FB}}$ | Internal SS to FB clamp | 55 | 75 | | mV |
| CURRENT SENSE (CSP, CSN, SW, SENSE) | | | | | |
| V_{SLOPE} | Peak slope compensation amplitude | Referenced to CS input | 45 | | mV |
| A_{CS} | Current sense amplifier gain | $CSP = 3.0 \text{ V}$ | 10 | | V/V |

7.5 Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{BIAS} = 12 \text{ V}$, $V_{VOUT} = 12 \text{ V}$, $R_T = 9.09 \text{ k}\Omega$, $R_{VREF} = 65 \text{ k}\Omega$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|---|--|--------|------|----------------------|
| Current sense amplifier gain | CSP = 1.5 V | | 10 | | V/V |
| V_{CLTH} | Positive peak current limit threshold (CSP-CSN) | 54 | 60 | 66 | mV |
| | Positive peak current limit threshold (CSP-CSN) | 51 | 60 | 72 | mV |
| V_{ZCD-DE} | ZCD threshold (SW-SENSE) | | 4 | | mV |
| I_{CSN} | CSN bias current | | | 1 | μA |
| I_{CSP} | CSP bias current | | 110 | | μA |
| BOOT FAULT PROTECTION (HB) | | | | | |
| | Maximum replenish pulse cycles | | 4 | | cycles |
| | Replenish off cycles | | 12 | | cycles |
| | Number of sets to enter hiccup mode protection | | 4 | | sets |
| | Off-cycle during hiccup mode off | | 512 | | cycles |
| ERROR AMPLIFIER (COMP) | | | | | |
| Gm | Transconductance | | 1 | | mA/V |
| $I_{SOURCE-MAX}$ | Maximum COMP sourcing current | $V_{COMP} = 0 \text{ V}$ | 95 | | μA |
| $I_{SINK-MAX}$ | Maximum COMP sinking current | $V_{COMP} = 1.8 \text{ V}$ | 90 | | μA |
| $V_{CLAMP-MAX}$ | COMP maximum clamp voltage | COMP rising | 1.8 | 2.2 | 2.55 |
| $V_{CLAMP-MIN}$ | COMP minimum clamp voltage, active in sleep and deep sleep mode | COMP falling | | 0.25 | V |
| PULSE WIDTH MODULATION (PWM) | | | | | |
| f_{SW1} | Switching frequency | $R_T = 220 \text{ k}\Omega$ | 85 | 100 | 115 |
| f_{SW2} | Switching frequency | $R_T = 9.09 \text{ k}\Omega$ | 1980 | 2200 | 2420 |
| t_{ON-MIN} | Minimum controllable on-time | $R_T = 9.09 \text{ k}\Omega$ | 14 | 20 | 50 |
| $t_{OFF-MIN}$ | Minimum forced off-time | $R_T = 9.09 \text{ k}\Omega$ | 70 | 95 | 115 |
| D_{MAX1} | Maximum duty cycle limit | $R_T = 220 \text{ k}\Omega$ | 90% | 94% | 98% |
| D_{MAX2} | Maximum duty cycle limit | $R_T = 9.09 \text{ k}\Omega$ | 75% | 80% | 83% |
| LOW IQ SLEEP MODE | | | | | |
| V_{WAKE} | Internal wakeup threshold | V_{OUT} falling (referenced to $V_{OUT-REG}$) | 98.5% | | |
| | Sleep to wake-up delay | $R_T = 9.09 \text{ k}\Omega$ | | 5 | μs |
| PGOOD, OVP | | | | | |
| $V_{OVTH-RISING}$ | Overshoot threshold (OVP threshold) | V_{OUT} rising (reference to $V_{OUT-REG}$) | 104.5% | 108% | 111% |
| $V_{OVTH-FALLING}$ | Overshoot threshold (OVP threshold) | V_{OUT} falling (reference to $V_{OUT-REG}$) | 100.5% | 105% | 109% |
| $V_{UVTH-RISING}$ | Undervoltage threshold (PGOOD threshold) | V_{OUT} rising (reference to $V_{OUT-REG}$) | 91.5% | 94% | 98% |
| $V_{UVTH-FALLING}$ | Undervoltage threshold (PGOOD threshold) | V_{OUT} falling (reference to $V_{OUT-REG}$) | 89.5% | 92% | 95.5% |
| | UV comparator deglitch filter | Rising edge | | 26 | μs |
| | UV comparator deglitch filter | Falling edge | | 21 | μs |
| R_{PGOOD} | PGOOD pulldown switch R_{DS0N} | | 90 | 180 | Ω |
| | Minimum BIAS for valid PGOOD | | | 2.5 | V |
| MOSFET DRIVER | | | | | |

7.5 Electrical Characteristics (continued)

Typical values correspond to $T_J = 25^\circ\text{C}$. Minimum and maximum limits apply over $T_J = -40^\circ\text{C}$ to 125°C . Unless otherwise stated, $V_{\text{BIAS}} = 12 \text{ V}$, $V_{\text{VOUT}} = 12 \text{ V}$, $R_T = 9.09 \text{ k}\Omega$, $R_{\text{VREF}} = 65 \text{ k}\Omega$

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|-------------------------------------|-------------------------------|--------------------|------|------|------------------|
| High-state voltage drop (HO driver) | 100-mA sinking | | 0.08 | 0.15 | V |
| Low-state voltage drop (HO driver) | 100-mA sourcing | | 0.04 | 0.1 | V |
| High-state voltage drop (LO driver) | 100-mA sinking | | 0.08 | 0.17 | V |
| Low-state voltage drop (LO driver) | 100-mA sourcing | | 0.04 | 0.1 | V |
| $V_{\text{HB-UVLO}}$ | HB-SW UVLO threshold | HB-SW falling | 2.2 | 2.5 | 3.0 |
| $I_{\text{HB-SLEEP}}$ | HB quiescent current in sleep | HB-SW = 5V | | 3.5 | 7 |
| t_{DHL} | HO off to LO on deadtime | | | 20 | ns |
| t_{DLH} | LO off to HO on deadtime | | | 22 | ns |
| | HB diode resistance | | | 1.2 | Ω |
| THERMAL SHUTDOWN | | | | | |
| $T_{\text{TSD-RISING}}$ | Thermal shutdown threshold | Temperature rising | | 175 | $^\circ\text{C}$ |
| $T_{\text{TSD-HYS}}$ | Thermal shutdown hysteresis | | | 15 | $^\circ\text{C}$ |

7.6 Typical Characteristics









Figure 7-1. Frequency vs RT Resistance

Figure 7-2. Frequency vs Temperature
($RT = 9.09\text{ k}\Omega$, 2.2 MHz)Figure 7-3. Frequency vs Temperature
($RT = 220\text{ k}\Omega$, 100 kHz)Figure 7-4. V_{Bias} vs I_{Bias} (Active Mode)Figure 7-5. V_{Bias} vs I_{Bias} (Bypass Mode, Charge Pump On)Figure 7-6. V_{Bias} vs I_{Bias} (Bypass Mode, Charge Pump Off)

7.6 Typical Characteristics (continued)




Figure 7-7. V_{BIAS} vs I_{BIAS} (Shutdown Mode)




Figure 7-8. V_{BIAS} vs V_{VCC}




Figure 7-9. V_{VCC} vs I_{VCC}




Figure 7-10. V_{VCC} vs Peak Driver Current




Figure 7-11. Peak Current Limit Threshold vs V_{CSP}









Figure 7-12. Peak Current Limit Threshold V_{CLTH} vs Temperature (CSP = 3 V)

7.6 Typical Characteristics (continued)

Figure 7-13. I_{CSP} vs Temperature (Active Mode)Figure 7-14. V_{OUT} Sink Current vs V_{OUT} (Deep Sleep)Figure 7-15. V_{OUT} Sink Current vs Temperature (Deep Sleep)Figure 7-16. V_{REF} vs TemperatureFigure 7-17. D_{MAX} vs Frequency

8 Detailed Description

8.1 Overview


The LM5123-Q1 device is a wide input range synchronous boost controller that employs peak current mode control. The device features a low shutdown I_Q and a low I_Q sleep mode, which minimizes battery drain at no/light load condition. The device also supports an ultra-low I_Q deep sleep mode with bypass operation, which eliminates the need for an external bypass switch when the supply voltage is greater than the boost output regulation target. The output voltage can be dynamically programmed by using the tracking function.

The wide input range of the device supports automotive cold-crank and load dump. The minimum input voltage can be as low as 0.8 V when BIAS is equal to or greater than 3.8 V. The switching frequency is dynamically programmed with an external resistor from 100 kHz to 2.2 MHz. Switching at 2.2 MHz minimizes AM band interference and allows for a small solution size and fast transient response. Controller architecture simplifies thermal management at harsh ambient temperature conditions when compared to converter architectures.

The device has built-in protection features such as peak current limit, which is constant over VIN, overvoltage protection, and thermal shutdown. External clock synchronization, programmable spread spectrum modulation, and a lead-less package with minimal parasitic, help reduce EMI and avoid cross talk. Additional features include the following:

- Line UVLO
- FPWM
- Diode emulation
- DCR inductor current sensing
- Programmable soft start
- Power-good indicator

8.2 Functional Block Diagram



8.3 Feature Description

Note

Read through [Section 8.4](#) before reading the feature description of the device. It is recommended to understand which device functional modes and what type of light load switching modes are supported by the device.

The parameters or thresholds values mentioned in this section are reference values unless otherwise specified. Refer to the [Electrical Characteristics](#) to find the minimum, maximum, and typical values.

8.3.1 Device Enable/Disable (EN, VH Pin)

The device shuts down when EN is less than the EN threshold (V_{EN}) and VH is less than the SYNC threshold (V_{SYNC}). The device is enabled when EN is greater than V_{EN} or VH is greater than V_{SYNC} . The VH pin provides a 40- μ s internal delay before the device shuts down.

During shutdown a 33-k Ω internal pulldown resistor on the EN pin is connected to GND to prevent a false turn-on when the pin is floating. Once EN goes above the EN threshold (V_{EN}), the 33-k Ω resistor is disconnected and the $I_{UVLO-HYS}$ current source is enabled to provide the UVLO functionality. The $I_{UVLO-HYS}$ current is designed to avoid chatter around the EN threshold voltage.




Figure 8-1. EN/UVLO Circuit

8.3.2 High Voltage VCC Regulator (BIAS, VCC Pin)

The device features a high voltage 5-V VCC regulator, which is sourced from the BIAS pin. The internal VCC regulator turns on 50 μ s after the device is enabled, and 120- μ s device configuration starts when VCC is above VCC UVLO threshold ($V_{VCC-UVLO}$). The device configuration is reset when the device shuts down or VCC falls down below 2.2 V. The preferred way to reconfigure the device is to shut down the device. During configuration time, the light load switching mode and VOUT range are selected.

The high voltage VCC regulator allows the connection of the BIAS pin directly to supply voltages from 3.8 V to 42 V. When BIAS is less than the 5-V VCC regulation target ($V_{VCC-REG}$), the VCC output tracks the BIAS pin voltage with a small dropout voltage which is caused by 1.7- Ω resistance of the VCC regulator.

The recommended VCC capacitor value is 4.7 μ F. The VCC capacitor should be populated between VCC and PGND as close to the device. The recommended BIAS capacitor value is 1.0 μ F. The BIAS capacitor must be populated between BIAS and PGND close to the device.




Figure 8-2. High Voltage VCC Regulator

The VCC regulator features a VCC current limit function that prevents device damage when the VCC pin is shorted to ground accidentally. The minimum sourcing capability of the VCC regulator is 100 mA (I_{VCC-CL}) during either the device configuration time or active mode operation. The minimum sourcing capability of the VCC regulator is reduced to 1 mA during sleep mode or deep sleep mode, or when EN is less than V_{EN} and VH is greater than V_{SYNC} . The VCC regulator supplies the internal drivers and other internal circuits. The external MOSFETs must be carefully selected to make the driver current consumption less than I_{VCC-CL} . The driver current consumption can be calculated in [Equation 1](#).

$$I_G = 2 \times Q_{G@5V} \times f_{SW} \quad (1)$$

where

- $Q_{G@5V}$ is the N-channel MOSFET gate charge at 5 V gate-source voltage.

If VIN operation below 3.8 V is required, the BIAS pin must be connected to the output of the boost converter (V_{LOAD}). By connecting the BIAS pin to V_{LOAD} , the boost converter input voltage (V_{SUPPLY}) can drop down to 0.8 V if BIAS is greater than 3.8 V. See [Section 8.3.17](#) for more detailed information about the minimum V_{SUPPLY} .

8.3.3 Light Load Switching Mode Selection (MODE Pin)

The light load switching mode is selected during the device configuration. The device is configured to skip mode when the MODE pin is floating or a resistor that is greater than 500 kΩ is connected between MODE and AGND during the device configuration. Once the device is configured to skip mode, the light load switching mode cannot be changed until reconfiguring the device.

If the MODE pin voltage is less than 0.4 V ($V_{MODE-FALLING}$) or grounded during the device configuration, the device is configured to diode emulation (DE) mode. If the MODE pin voltage is greater than 2.0 V ($V_{MODE-RISING}$) or connected to VCC during the device configuration, the device is configured to forced PWM (FPWM) mode. If the device is configured to DE or FPWM mode, the light load switching mode can be dynamically changed between DE and FPWM modes during operation without reconfiguration.




Figure 8-3. MODE Selection Circuit

8.3.4 V_{OUT} Range Selection (RANGE Pin)

The programmable V_{OUT} range is selected during the device configuration and it cannot be changed until the user reconfigures the device. Lower V_{OUT} range (5 V to 20 V) is selected if the resistance from VREF to AGND ($R_{VREFT} + R_{VREFB}$) is in the range of 75 kΩ to 100 kΩ during the device configuration. Upper V_{OUT} range (15 V

to 57 V) is selected if the resistance from VREF to AGND is in the range of 20 k Ω to 35 k Ω during the device configuration. The accuracy of the V_{OUT} regulation is specified within the selected range.

8.3.5 Line Undervoltage Lockout (UVLO Pin)

When UVLO is greater than the UVLO threshold (V_{UVLO}), the device enters active mode if the device configuration is finished. UVLO hysteresis is accomplished with an internal 25-mV voltage hysteresis (V_{UVLO-HYS}) at the UVLO pin, and an additional 10- μ A current sink (I_{UVLO-HYS}) that is switched on or off. When the UVLO pin voltage exceeds V_{UVLO}, the current sink is disabled to quickly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below V_{UVLO} or during the device configuration time, the current sink is enabled, causing the voltage at the UVLO pin to fall quickly.

The external UVLO resistor voltage divider (R_{UVLOT}, R_{UVLOB}) must be designed so that the voltage at the UVLO pin is greater than V_{UVLO} when V_{SUPPLY} is in the desired operating range. The values of R_{UVLOT} and R_{UVLOB} can be calculated as follows.

$$R_{UVLOT} = \frac{\left(V_{SUPPLY_ON} - \frac{V_{UVLO_RISING}}{V_{UVLO_FALLING}} \times V_{SUPPLY_OFF} \right)}{I_{UVLO_HYS}} \quad (2)$$

$$R_{UVLOB} = \frac{V_{UVLO_FALLING} \times R_{UVLOT}}{V_{SUPPLY_OFF} - V_{UVLO_FALLING}} \quad (3)$$

A UVLO capacitor (C_{UVLO}) is required in case V_{SUPPLY} drops below V_{SUPPLY-OFF} momentarily during the start-up or during a severe load transient at the low input voltage. If the required UVLO capacitor is large, an additional series UVLO resistor (R_{UVLOS}) can be used to quickly raise the voltage at the UVLO pin when I_{UVLO-HYS} is disabled.

The UVLO pin can be connected to the BIAS pin if not used. Drive the UVLO pin through a minimum of a 5-k Ω resistor if the BIAS pin voltage is less than the UVLO pin voltage in any conditions.

8.3.6 Fast Restart using VCC HOLD (VH Pin)

The device is prepared for a fast start or restart when VH is greater than V_{SYNC}. The device configuration is done and the VCC regulator is active. The device stops switching, but keeps the VCC regulator active when EN is less than V_{EN} and VH is greater than V_{SYNC} (see [Figure 8-5](#)).




Figure 8-4. Boost Start-Up Waveforms Case 1: Start-Up by EN/UVLO, Restart when $VH < V_{SYNC}$




Figure 8-5. Boost Start-Up Waveforms Case 2: Start-Up by EN/UVLO, Restart when $VH > V_{SYNC}$

8.3.7 Adjustable Output Regulation Target (VOUT, TRK, VREF Pin)

The V_{OUT} regulation target (V_{OUT_REG}) is adjustable by programming the TRK pin voltage, which is the reference of the internal error amplifier. The accuracy of V_{OUT_REG} is given when the TRK voltage is between 0.25 V and 1.0 V. The high impedance TRK pin allows users to program the pin voltage directly by a D/A converter or by connecting to a resistor voltage divider (R_{VREFT} , R_{VREFB}) between VREF and AGND.

The device provides a 1-V voltage reference (V_{REF}), which can be used to program the TRK pin voltage through a resistor voltage divider. It is not recommended to use V_{REF} as a reference voltage of an external circuit because the device periodically disables V_{REF} in sleep or deep sleep mode. For stability reasons, the VREF capacitor (C_{VREF}) should be between 330 pF and 1 nF. 470 pF is recommended.

When R_{VREFT} and R_{VREFB} are used to program the TRK pin voltage, V_{OUT_REG} can be calculated as follows.

Lower V_{OUT} Range

$$V_{OUT_REG} = \frac{20 \times R_{VREFB}}{R_{VREFB} + R_{VREFT}} \quad (4)$$

Upper V_{OUT} Range

$$V_{OUT_REG} = \frac{60 \times R_{VREFB}}{R_{VREFB} + R_{VREFT}} \quad (5)$$

The TRK pin voltage can be dynamically programmed in active mode, which makes an envelope tracking power supply design easy. When designing a tracking power supply, it is required to adjust the TRK pin voltage slow enough so that the V_{OUT} pin voltage can track the command and the internal overvoltage or undervoltage comparator is not triggered during the transient operation. An RC filter must be used at the TRK pin to slow down the slew rate of the command signal at the TRK pin, especially when a step input is applied. When a trapezoidal or sinusoidal input is applied, the slew rate or the frequency of the command signal must be limited.




Figure 8-6. TRK Control (a) using VREF (b) by External Step Input

In FPWM operation, V_{OUT_REG} tracks the TRK pin voltage immediately as well during deep sleep mode. While in skip or diode mode operation, V_{OUT_REG} tracks the TRK pin voltage with a maximum of a 20 ms delay during deep sleep mode to save power. Take extra care when programming TRK if V_{SUPPLY} is greater than V_{OUT_REG} in any conditions. The device enters active mode with a 5-μs delay if V_{LOAD} falls down below V_{OUT_REG} in deep sleep mode, but the device enters active mode with maximum of a 20 ms delay if V_{OUT_REG} is increased by TRK above V_{LOAD} in deep sleep mode.

8.3.8 Overvoltage Protection (VOUT Pin)

The device provides an overvoltage protection (OVP) for boost converter output. The OVP comparator monitors the V_{OUT} pin through an internal resistor voltage resistors. If the V_{OUT} pin voltage rises above the overvoltage threshold (V_{OVTH}), OVP is activated. When OVP is triggered, the device turns off the low-side driver and turns on the high-side driver until zero current is detected in diode emulation or skip mode. In FPWM mode, the low-side driver is not turned off when the OVP is triggered.

After at least 40 μs in OVP status, the device enters deep sleep mode and turns on the high-side driver 100%. The recommended V_{OUT} capacitor (C_{VOUT}) is 0.1 μF.

8.3.9 Power Good Indicator (PGOOD Pin)

The device provides a power-good indicator (PGOOD) to simplify sequencing and supervision. PGOOD is an open-drain output and a pullup resistor between 5 kΩ and 100 kΩ can be externally connected. The PGOOD switch opens when the VOUT pin voltage is greater than the undervoltage threshold (V_{UVTH}). The PGOOD pin is pulled down to ground when the VOUT pin voltage is less than V_{UVTH} , UVLO is less than V_{UVLO} , VCC is less than $V_{VCC-UVLO}$, or during thermal shutdown. A 26-μs rising and 21-μs falling deglitch filter prevents any false pulldown of the PGOOD due to transients. The PGOOD pin voltage cannot be greater than $V_{VOUT} + 0.3$ V.




Figure 8-7. PGOOD Indicator

8.3.10 Dynamically Programmable Switching Frequency (RT)

The switching frequency of the device is set by a single RT resistor connected between RT and AGND if no external synchronization clock is applied to the SYNC pin. The resistor value to set the RT switching frequency (R_T) is calculated as follows.

$$R_T = \frac{2.21 \times 10^{10}}{f_{RT(\text{typical})}} - 955 \quad (6)$$

The RT pin is regulated to 0.5 V by an internal RT regulator when the device is in active mode or during the device configuration. The switching frequency can be dynamically programmed during operation as shown in Figure 8-8.




Figure 8-8. Frequency Hopping Example

8.3.11 External Clock Synchronization (SYNC Pin)

The switching frequency of the device can be synchronized to an external clock by directly applying an external pulse signal to the SYNC pin. The internal clock is synchronized at the rising edge of the external synchronization pulse using an internal PLL. Connect the SYNC pin to ground if not used.

The external synchronization pulse must be greater than V_{SYNC} in the high logic state and must be less than V_{SYNC} in the low logic state. The duty cycle of the external synchronization pulse is not limited, but the minimum on-pulse and the minimum off-pulse widths must be greater than 100 ns. The frequency of the external synchronization pulse must satisfy the following two inequalities.

$$200\text{kHz} \leq f_{SYNC} \leq 2.2\text{MHz} \quad (7)$$

$$0.75 \times f_{RT(\text{typical})} \leq f_{\text{SYNC}} \leq 1.5 \times f_{RT(\text{typical})}$$

(8)

For example, an RT resistor is required for typical 350-kHz switching to cover from 263-kHz to 525-kHz clock synchronization without changing the RT resistor.




Figure 8-9. External Clock Synchronization

Drive the SYNC pin through a minimum 1-kΩ resistor if the BIAS pin voltage is less than the SYNC pin voltage in any conditions.

8.3.12 Programmable Spread Spectrum (DITHER Pin)

The device provides an optional programmable spread spectrum (clock dithering) function that is activated by connecting a capacitor between DITHER and AGND. A triangular waveform centered at 1.0 V is generated across the dither capacitor. This triangular waveform modulates the oscillator frequency by -6% to +5% of the frequency set by the RT resistor. The dither capacitance value sets the rate of the low frequency modulation.




Figure 8-10. Switching Frequency Dithering

For the dithering circuit to effectively reduce peak EMI, the modulation frequency must be much less than the RT switching frequency. The dither capacitance which is required for a given modulation frequency (f_{MOD}), can be calculated from [Equation 9](#). Setting the f_{MOD} to 9 kHz or 10 kHz is a good starting point.

$$C_{DITHER} = \frac{20\mu A}{f_{MOD} \times 0.29} \quad (9)$$

Connecting DITHER to AGND deactivates clock dithering, and the internal oscillator operates at a fixed frequency set by the RT resistor. Clock dithering is also disabled when an external synchronization pulse is applied.




Figure 8-11. Dynamic Dither On/Off Example

8.3.13 Programmable Soft Start (SS Pin)

The soft-start feature helps the converter gradually reach the steady state operating point. To reduce start-up stresses and surges, the device regulates the error amplifier reference to the SS pin voltage or the TRK pin voltage (V_{TRK}), whichever is lower.

The internal 20 μ A soft-start (I_{SS}) current turns on 120 μ s after the VCC pin crosses $V_{VCC-UVLO}$. I_{SS} gradually increases the voltage on an external soft-start capacitor (C_{SS}). This results in a gradual rise of the output voltage.

In FPWM mode, the device forces diode emulation while the SS pin voltage is less than 1.5 V. When the SS pin voltage is greater than 1.5 V, the device changes the zero current detection (ZCD) threshold gradually from 4 mV to -145 mV to achieve a smooth transition from diode emulation to FPWM mode.




Figure 8-12. Soft Start and Smooth Transition to FPWM

In boost topology, the soft-start time (t_{SS}) varies with the input supply voltage because the boost output voltage is equal to the boost input voltage at the beginning of the soft-start switching. t_{SS} in boost topology is calculated in [Equation 10](#).

$$t_{SS} = V_{TRK} \times \frac{C_{SS}}{20\mu A} \times \left(1 - \frac{V_{SUPPLY}}{V_{LOAD}}\right) \quad (10)$$

In general, it is recommended to choose a soft-start time long enough so that the converter can start up without going into an overcurrent state. If the device is used for a pre-boost in automotive application, it is recommended to use 100-pF C_{SS} to reach steady state as soon as possible.

The device also features an internal SS-to-FB clamp (V_{SS-FB}), which clamps SS 55 mV above FB and is activated if 256 consecutive switching cycles occur with current limit. The SS-to-FB clamp is deactivated if 32 consecutive switching cycles occur without exceeding the current limit threshold. This clamp helps to minimize surges after output shorts or over load situations. The device can enter deep sleep mode when SS is greater than 1.5 V. It is not recommended to pulldown SS to stop switching.

8.3.14 Wide Bandwidth Transconductance Error Amplifier and PWM (TRK, COMP Pin)

The device includes an internal feedback resistor voltage divider. The internal feedback resistor voltage divider is connected to the negative input of the internal transconductance error amplifier, and the TRK pin voltage programs the positive input of the internal transconductance error amplifier after the soft start is finished. The internal transconductance error amplifier features high output resistance ($R_O = 10 \text{ M}\Omega$) and wide bandwidth (BW = 3 MHz) and sinks (or sources) current which is proportional to the difference between the negative and the positive inputs of the error amplifier.

The output of the error amplifier is connected to the COMP pin, allowing the use of a Type-2 loop compensation network. R_{COMP} , C_{COMP} , and an optional C_{HF} loop compensation components configure the error amplifier gain and phase characteristics to achieve a stable loop response. This compensation network creates a pole at very low frequency, a mid-band zero, and a high frequency pole.

The PWM comparator in Figure 8-13 compares the sum of the amplified sensed inductor current and the slope compensation ramp with the sum of the COMP pin voltage and a -0.3-V internal offset, and terminates the present cycle if the sum of the amplified sensed inductor current and the slope compensation ramp is greater than the sum of the COMP pin voltage and the -0.3-V internal offset.




Figure 8-13. Error Amplifier, Current Sense Amplifier, and PWM

8.3.15 Current Sensing and Slope Compensation (CSP, CSN Pin)

The device features a current sense amplifier with an effective gain of 10 (A_{CS}), and provides an internal slope compensation ramp to the PWM comparator to prevent a subharmonic oscillation at high duty cycle. The device generates the 45-mV peak slope compensation ramp (V_{SLOPE}) at the input of the current sense amplifier, which is a 0.45-V peak (at 100% duty cycle) slope compensation ramp at the PWM comparator input.

According to peak current mode control theory, the slope of the slope compensation ramp must be greater than at least half of the sensed inductor current falling slope to prevent subharmonic oscillation at high duty cycle. Therefore, the minimum amount of the slope compensation must satisfy [Equation 11](#).

$$0.5 \times (V_{LOAD} - V_{SUPPLY}) / L_M \times R_S \times \text{Margin} < V_{SLOPE} \times f_{SW} \text{ (in Boost)} \quad (11)$$

where

- 1.5-1.7 is recommended as the margin to cover non-ideal factors.




Figure 8-14. PWM Comparator Input

8.3.16 Constant Peak Current Limit (CSP, CSN Pin)

When the CSP-CSN voltage exceeds the 60-mV cycle-by-cycle current limit threshold (V_{CLTH}), the current limit comparator immediately terminates the LO output. The device provides an constant peak current limit whose peak inductor current limit is constant over the input and output voltage. For the case where the inductor current can overshoot, such as inductor saturation, the current limit comparator skips pulses until the current has decayed below the current limit threshold.




Figure 8-15. Current Limit Comparator

Cycle-by-cycle peak current limit is calculated as follows:

$$I_{PEAK-CL} = \frac{0.06}{R_S} \quad (12)$$




Figure 8-16. Current Limit Comparator Input

Boost converters have a natural pass-through path from the supply to the load through the high-side MOSFET body diode. Due to this path, boost converters cannot provide the peak current limit protection when the output voltage is close to or less than the input supply voltage, especially the peak current limit protection that does not work during the minimum on-time (t_{ON-MIN}).

8.3.17 Maximum Duty Cycle and Minimum Controllable On-Time Limits

The device provides the maximum duty cycle limit (D_{MAX}) / minimum off time to cover the non-ideal factors caused by resistive elements. D_{MAX} decides the minimum input supply voltage ($V_{SUPPLY(MIN)}$), which can achieve the target output voltage (V_{LOAD}) during CCM operation, but $V_{SUPPLY(MIN)}$, which can achieve the target output voltage during DCM operation, is not limited by D_{MAX} . $V_{SUPPLY(MIN)}$, which can achieve the target output voltage during CCM operation, can be estimated as follows. See also [Figure 7-17](#).

$$V_{SUPPLY(MIN)} \approx V_{LOAD} \times (1 - D_{MAX}) + I_{SUPPLY(MAX)} \times (R_{DCR} + R_s + R_{DS(ON)}) \quad (13)$$

where

- $I_{SUPPLY(MAX)}$ is the maximum input current at $V_{SUPPLY(MIN)}$.
- R_{DCR} is the DC resistance of the inductor.
- $R_{DS(ON)}$ is the turn-on resistance of the MOSFET.

At very light load condition or when V_{SUPPLY} is close to $V_{OUT-REG}$, the device skips the low-side driver pulses if the required on-time is less than t_{ON-MIN} . This pulse skipping appears as a random behavior. If V_{SUPPLY} is further increased to the voltage higher than $V_{OUT-REG}$, the required on time becomes zero and eventually the device can start bypass operation, which turns on the high-side driver 100% when the V_{OUT} pin voltage is greater than V_{OVTH} .

8.3.18 Deep Sleep Mode and Bypass Operation (HO, CP Pin)

When SS is greater than 1.5 V, the device enters deep sleep mode after at least 40 μ s in OVP status. The device re-enters active mode if V_{OUT} falls down below V_{OVP} . During bypass operation, the loss, which is caused by the body diode of the high-side MOSFET, is minimized. See [Section 8.4.1.5](#) for more information.




Figure 8-17. PWM to Bypass Transition in CCM Operation




Figure 8-18. PWM to Bypass Transition in DCM Operation

8.3.19 MOSFET Drivers, Integrated Boot Diode, and Hiccup Mode Fault Protection (LO, HO, HB Pin)

The device provides N-channel logic MOSFET drivers, which can source a peak current of 2.2 A and sink a peak current of 3.3 A. The LO driver is powered by VCC, and is enabled when EN is greater than V_{EN} and VCC is greater than $V_{VCC-UVLO}$. The HO driver is powered by HB, and is enabled when EN is greater than V_{EN} and HB-SW voltage is greater than HB UVLO threshold ($V_{HB-UVLO}$).

When the SW pin voltage is approximately 0 V by turning on the low-side MOSFET, the C_{HB} is charged from VCC through the internal boot diode. The recommended value of the C_{HB} is 0.1 μ F.

The LO and HO outputs are controlled with an adaptive dead-time methodology which ensures that both outputs are not turned on at the same time. When the device commands LO to be turned on, the adaptive dead-time logic first turns off HO and waits for HO-SW voltage to drop. LO is then turned on after a small delay (t_{DHL}). Similarly, the HO driver turn-on is delayed until the LO-PGND voltage has discharged. HO is then turned on after a small delay (t_{DLH}).

If the BIAS pin voltage is below the 5-V VCC regulation target, take extra care when selecting the MOSFETs. The gate plateau voltage of the MOSFET switch must be less than the BIAS pin voltage to completely enhance the MOSFET, especially during start-up at low BIAS pin voltage. If the driver output voltage is lower than the MOSFET gate plateau voltage during start-up, the converter may not start up properly and it can stick at the maximum duty cycle in a high-power dissipation state. This condition can be avoided by selecting a lower threshold MOSFET or by turning on the device when the BIAS pin voltage is sufficient. Care should be taken when the converter operates in bypass at any conditions. During the bypass operation, the minimum HO-SW voltage is 3.75 V.




Figure 8-19. Driver Structure with Internal Boot Diode

The hiccup mode fault protection is triggered by the HB UVLO. If the HB-SW voltage is less than the HB UVLO threshold ($V_{HB-UVLO}$), the LO turns on by force for 75 ns to replenish the boost capacitor. The device allows up to four consecutive replenish switching. After the maximum four consecutive boot replenish switching, the device skips switching for 12 cycles. If the device fails to replenish the boost capacitor after the four sets of the four consecutive replenish switching, the device stops switching and enters 512 cycles of hiccup mode off time. During the hiccup mode off time, PGOOD and SS are grounded.

If required, the slew rate of the switching node voltage can be adjusted by adding a gate resistor in parallel with a pulldown PNP transistor. Extra care should be taken when adding the gate resistor since it can decrease the effective dead-time.




Figure 8-20. Slew Rate Control

8.3.20 Thermal Shutdown Protection

An internal thermal shutdown (TSD) is provided to protect the device if the junction temperature (T_J) exceeds 175°C. When TSD is activated, the device is forced into a low-power thermal shutdown state with the MOSFET drivers and the VCC regulator disabled. After the T_J is reduced (typical hysteresis is 15°C), the device restarts. The TSD is disabled during sleep or deep sleep mode.

8.4 Device Functional Modes

8.4.1 Device Status

8.4.1.1 Shutdown Mode

When EN is less than V_{EN} and VH is less than V_{SYNC} , the device shuts down, consuming 3 μ A from BIAS. In shutdown mode, COMP, SS, and PGOOD are grounded. The device is enabled when EN is greater than V_{EN} or VH is greater than V_{SYNC} .

8.4.1.2 Configuration Mode

When the device is enabled initially, the 120- μ s device configuration starts if VCC is greater than $V_{VCC-UVLO}$. During device configuration, the light load switching mode and VOUT range are selected. The device configuration is reset when the device shuts down or VCC falls down below 2.2 V. The preferred way to reconfigure the device is to shut down the device. During the configuration time, a 33-k Ω internal EN pulldown resistor is connected, the minimum sourcing capability of the VCC regulator is 100 mA and the RT pin is regulated to 0.5 V by the internal RT regulator.

8.4.1.3 Active Mode

After the 120- μ s initial device configuration is finished, the device enters active mode with all functions enabled if UVLO is greater than V_{UVLO} . In active mode, a soft-start sequence starts and the error amplifier is enabled.

8.4.1.4 Sleep Mode

When skip mode is selected as the light load switching mode and SS is greater than 1.5 V, the device enters sleep mode if the low-side driver skips switching for 16 consecutive cycles. Once the device enters sleep mode, the device cannot re-enter active mode during 8 μ s minimum sleep time. During sleep mode, the device stops internal oscillator to reduce the operating current, disables UVLO comparator, disables the error amplifier, and parks the COMP pin at 0.25 V. The device re-enters active mode if the VOUT pin voltage falls down below the wake up threshold (V_{WAKE}) which is 1.1% lower than the $V_{OUT-REG}$.

8.4.1.5 Deep Sleep Mode

When SS is greater than 1.5 V, the device enters deep sleep mode after four cycles in OVP status. During deep sleep mode, the device stops the internal oscillator to reduce the operating current, disables UVLO comparator, disables the error amplifier, and parks the COMP pin at 0.25 V.

In FPWM or DE mode, the device re-enters active mode if V_{OUT} falls down below V_{OVTH} . In skip mode, the device re-enters active mode if V_{OUT} falls down below V_{OVTH} , then immediately enters sleep mode after 16 consecutive cycles of pulse skipping.

8.4.2 Light Load Switching Mode

The device provides three light load switching modes. Inductor current waveforms in each mode are different at the light/no load condition.




Figure 8-21. Inductor Current Waveform at Light Load (a) FPWM (b) Diode Emulation (c) Skip Mode

8.4.2.1 Forced PWM (FPWM) Mode

In FPWM mode, the inductor current conducts continuously at light or no load conditions, allowing a continuous conduction mode (CCM) operation. The benefits of the FPWM mode are a fast light load to heavy load transient response, and constant switching frequency at light or no load conditions. The maximum reverse current is limited to $145\text{ mV}/R_{DS(ON)}$ in FPWM mode.

8.4.2.2 Diode Emulation (DE) Mode

In diode emulation (DE) mode, inductor current flow is allowed only in one direction – from the input source to the output load. The device monitors the SENSE-SW voltage during the high-side switch on time and turns off the high-side switch for the remainder of the PWM cycle when the SENSE-SW voltage falls down below the 5-mV zero current detection (ZCD) threshold (V_{ZCD}). The benefit of the diode emulation is a higher efficiency than FPWM mode efficiency at light load condition.




Figure 8-22. Zero Current Detection

8.4.2.3 Forced Diode Emulation Operation in FPWM Mode

During soft start, the device forces diode emulation while the SS pin voltage is less than 1.5 V. When the SS pin is greater than 1.5 V, the device reduces the zero current detection (ZCD) threshold down to -145 mV . The peak-to-peak inductor current must satisfy [Equation 14](#) for a proper FPWM operation at no load.

$$\frac{I_{PP} \times R_{DS(on)}}{2} < 145\text{ mV} \quad (14)$$

8.4.2.4 Skip Mode

When skip mode is selected as the light load switching mode, the device enters sleep mode when the pulse skip counter detects 16 consecutive cycles of pulse skipping in the active mode, and re-enters the active mode if VOUT falls down below V_{WAKE} .

The light load efficiency can be increased by entering sleep mode more frequently and staying in sleep mode longer. In skip mode and when SS is greater than 1.5 V, the device works in the diode emulation, but the minimum peak current is limited to $10\text{ mV}/R_S$ once the low-side driver turns on. By limiting the minimum peak current, the boost converter is able to supply more current than what is required when switching, and enters sleep mode more frequently and stays longer in the sleep mode.




Figure 8-23. Skip Mode Operation

When skip mode is selected as the light load switching mode, L_M should be selected for the peak inductor to reach the 10m-V minimum peak current limit before LO turns off by D_{MAX} at the minimum V_{SUPPLY} .

9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The device integrates several optional features to meet system design requirements, including input UVLO, programmable soft start, clock synchronization, spread spectrum, and selectable light load switching mode. Each application incorporates these features as needed for a more comprehensive design. Refer to the [LM5123EVM-BST User's Guide](#) for more information.

9.2 Typical Application

Figure 9-1 shows all optional components to design a boost converter.




Figure 9-1. Typical Synchronous Boost Converter with Optional Components

9.2.1 Design Requirements

Table 9-1 shows the intended input, output, and performance parameters for this application example.

Table 9-1. Design Example Parameters

| DESIGN PARAMETER | VALUE |
|--|----------------|
| Minimum input supply voltage ($V_{SUPPLY(MIN)}$) | 9 V |
| Target output voltage (V_{LOAD}) | 24 V |
| Maximum load current (I_{LOAD}) | 4 A (96 Watt) |
| Typical switching frequency (f_{SW}) | 440 kHz |

9.2.2 Detailed Design Procedure

Use the [Quick Start Calculator](#) to expedite the process of designing of a regulator for a given application.

Refer to the [LM5123EVM-BST](#) EVM user guide for recommended components and typical application curves.

9.2.2.1 Application Ideas

For applications requiring the lowest cost with minimum conduction loss, inductor DC resistance (DCR) can be used to sense the inductor current rather than using a sense resistor. R_{DCRC} and C_{DCRC} must meet [Equation 15](#) to match a time constant.




Figure 9-2. DCR Current Sensing

$$\frac{L_M}{R_{DCR}} = R_{DCRC} \times C_{DCRC} \quad (15)$$

If required, an additional PGOOD delay can be programmed using an external circuit.




Figure 9-3. Additional PGOOD Delay

9.2.3 Application Curves




Figure 9-4. Efficiency vs. I_{OUT} , $V_{OUT} = 24$ V (FPWM)




Figure 9-5. Efficiency vs. I_{OUT} , $V_{OUT} = 24$ V Light Load




Figure 9-6. 24 V Load Regulation

9.3 System Example

Use LM5123 in LED application. The TRK pin can be used to control head-room.




Figure 9-7. LM5123 in LED Application

To configure non-synchronous boost converter, please connect SW to PGND, and connect HB to VCC.




Figure 9-8. Non-synchronous Boost Configuration

10 Power Supply Recommendations

The device is designed to operate from a power supply or a battery that has a voltage range from 0.8 V to 42 V. The input power supply must be able to supply the maximum boost supply voltage and handle the maximum input current at 0.8 V. The impedance of the power supply and battery including cables must be low enough that an input current transient does not cause an excessive drop. Additional input ceramic capacitors can be required at the supply input of the converter.

11 Layout

11.1 Layout Guidelines

The performance of switching converters heavily depends on the quality of the PCB layout. The following guidelines will help users design a PCB with the best power conversion performance, thermal performance, and minimize generation of unwanted EMI.

- Place C_{VCC} , C_{BIAS} , C_{HB} , and C_{VOUT} as close to the device. Make direct connections to the pins.
- Place Q_H , Q_L , and C_{OUT} . Make the switching loop (C_{OUT} to Q_H to Q_L to C_{OUT}) as small as possible. A small size ceramic capacitor helps to minimize the loop length. Leave a copper area near the drain connection of Q_H for a thermal dissipation.
- Place L_M , R_S , and C_{IN} . Make the loop (C_{IN} to R_S to L_M to C_{IN}) as small as possible. A small size ceramic capacitor helps to minimize the loop length.
- Connect R_S to CSP-CSN. The CSP-CSN traces must be routed in parallel and surrounded by ground.
- Connect $VOUT$, HO , and SW . These traces must be routed in parallel using a short, low inductance path. $VOUT$ must be directly connected the drain connection of Q_H . SW must be directly connected to the source connection of Q_H .
- Connect LO and $PGND$. The LO - $PGND$ traces must be routed in parallel using a short, low inductance path. $PGND$ must be directly connected the source connection of Q_L .
- Place R_{COMP} , C_{COMP} , C_{SS} , C_{VREF} , R_{VREFT} , R_{VREFB} , R_T , and R_{UVLOB} as close to the device, and connect to a common analog ground plane.
- Connect power ground plane (the source connection of the Q_L) to EP through $PGND$. Connect the common analog ground plane to EP through $AGND$. $PGND$ and $AGND$ must be connected underneath the device.
- Add several vias under EP to help conduct heat away from the device. Connect the vias to a large analog ground plane on the bottom layer.
- Do not connect C_{OUT} and C_{IN} grounds underneath the device and through the large analog ground plane which is connected to EP.

11.2 Layout Example




Figure 11-1. PCB Layout Example

12 Device and Documentation Support

12.1 Device Support

12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

12.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

| Orderable part number | Status (1) | Material type (2) | Package Pins | Package qty Carrier | RoHS (3) | Lead finish/ Ball material (4) | MSL rating/ Peak reflow (5) | Op temp (°C) | Part marking (6) |
|-----------------------|---------------|----------------------|-----------------|-----------------------|-------------|--------------------------------------|-----------------------------------|--------------|---------------------|
| LM5123QRGRRQ1 | Active | Production | VQFN (RGR) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | LM5123 |
| LM5123QRGRRQ1.A | Active | Production | VQFN (RGR) 20 | 3000 LARGE T&R | Yes | NIPDAU | Level-2-260C-1 YEAR | -40 to 150 | LM5123 |

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.


Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


TAPE AND REEL INFORMATION

| | |
|----|---|
| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---------------|--------------|-----------------|------|------|--------------------|--------------------|---------|---------|---------|---------|--------|---------------|
| LM5123QRGRRQ1 | VQFN | RGR | 20 | 3000 | 330.0 | 12.4 | 3.75 | 3.75 | 1.15 | 8.0 | 12.0 | Q2 |

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---------------|--------------|-----------------|------|------|-------------|------------|-------------|
| LM5123QRGRRQ1 | VQFN | RGR | 20 | 3000 | 367.0 | 367.0 | 35.0 |

GENERIC PACKAGE VIEW


RGR 20

VQFN - 1 mm max height

3.5 x 3.5, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.




4228482/A

PACKAGE OUTLINE

RGR0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4225699/B 05/2020

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

EXAMPLE BOARD LAYOUT


RGR0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



SOLDER MASK DETAILS

4225699/B 05/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RGR0020C

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



**SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X**

EXPOSED PAD 21

4225699/B 05/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated