


**Data Sheet**
**ADMV8420**
**FEATURES**

- Amplitude settling time:** 200 ns
- Wideband rejection:**  $\geq 20$  dB
- Single-chip implementation**
- 24-lead, 4 mm  $\times$  4 mm, RoHS-compliant LFCSP**

**APPLICATIONS**

- Test and measurement equipment**
- Military radar and electronic warfare systems**
- Very small aperture terminal (VSAT) communications**

**FUNCTIONAL BLOCK DIAGRAM**

**NIC = NOT INTERNALLY CONNECTED.**

17189-001

*Figure 1.*
**GENERAL DESCRIPTION**

The ADMV8420 is a monolithic microwave integrated circuit (MMIC), tunable band-pass filter that features a user-selectable pass band frequency. The 3 dB filter bandwidth is approximately 20%, and the 20 dB filter bandwidth is approximately 40%. Additionally, the center frequency ( $f_{\text{CENTER}}$ ) varies between 11.1 GHz to 19.6 GHz by applying a center frequency control

voltage between 0 V to 15 V. The usable pass band corner frequencies ( $f_{\text{CORNER}}$ ) span from 10 GHz to 21.7 GHz. This tunable filter is a smaller alternative to switched filter banks and cavity tuned filters. The ADMV8420 has minimal microphonics due to the monolithic design and provides a dynamically adjustable solution in advanced communications applications.

**Rev. B**
**Document Feedback**

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.  
Tel: 781.329.4700 ©2019–2020 Analog Devices, Inc. All rights reserved.  
**Technical Support** [www.analog.com](http://www.analog.com)

## TABLE OF CONTENTS

Features .....	1
Applications .....	1
Functional Block Diagram .....	1
General Description .....	1
Revision History .....	2
Specifications .....	3
Absolute Maximum Ratings .....	4
ESD Caution.....	4
Pin Configuration and Function Descriptions .....	5

## REVISION HISTORY

### 10/2020—Rev. A to Rev. B

Changes to Product Title and General Description Section .....	1
Changes to Table 1 .....	3
Changes to Theory of Operation Section.....	10

### 8/2019—Rev. 0 to Rev. A

Changes to Figure 1.....	1
Changes to Table 1 .....	3
Changes to Figure 2 and Table 3 .....	5
Changes to Figure 7, Figure 8, and Figure 9.....	6

Interface Schematics .....	5
Typical Performance Characteristics .....	6
Theory of Operation .....	10
Applications Information .....	11
Typical Application Circuit .....	11
Evaluation Printed Circuit Board (PCB) .....	12
Outline Dimensions.....	14
Ordering Guide .....	14

Changes to Figure 16 .....	7
Changes to Figure 25 .....	9
Changes to Typical Application Circuit Section and Figure 26 .....	11
Changes to Figure 28 .....	12
Added Figure 29; Renumbered Sequentially.....	13
Moved Table 4 .....	13
Change to Ordering Guide .....	14

### 6/2019—Revision 0: Initial Version

## SPECIFICATIONS

$T_A = 25^\circ\text{C}$  and center frequency control voltage ( $V_{FCTL}$ ) is swept from 0 V to 15 V.

Table 1.

Parameter	Min	Typ	Max	Unit	Test Conditions/Comments
FREQUENCY RANGE					
$f_{\text{CENTER}}$	11.1	19.6		GHz	
3 dB $f_{\text{CORNER}}$	10	21.7		GHz	
BANDWIDTH		20		%	
3 dB					
REJECTION					
Low-Side	0.8 $\times f_{\text{CENTER}}$			GHz	$\geq 20$ dB
High-Side	1.2 $\times f_{\text{CENTER}}$			GHz	$\geq 20$ dB
Reentry	2.3 $\times f_{\text{CENTER}}$			GHz	$\leq 30$ dB
LOSS					
Insertion Loss	5			dB	
Return Loss	8.5			dB	
DYNAMIC PERFORMANCE					
Input Power at 5° Shift in Insertion Phase ( $V_{FCTL} = 0$ V)	10			dBm	
Input Third-Order Intercept (IP3)	31			dBm	
Group Delay	0.5			ns	
Phase Sensitivity	1.3			Rad/V	
Amplitude Settling	200			ns	
Drift Rate	-1.1			MHz/°C	
At $V_{FCTL} = 7$ V					
Time to settle to minimum insertion loss, within $\leq 0.5$ dB of static insertion loss					
RESIDUAL PHASE NOISE					
1 MHz Offset	-161			dBc/Hz	
TUNING					
$V_{FCTL}$	0	15		V	
Center Frequency Control Current ( $I_{FCTL}$ )		$\pm 1$		mA	

## ABSOLUTE MAXIMUM RATINGS

Table 2.

Parameter	Rating
Tuning	
$V_{FCTL}$	−0.5 V to +15 V
$I_{FCTL}$	$\pm 1$ mA
RF Input Power	27 dBm
Operating Temperature Range	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature for 1 Million Mean Time to Failure (MTTF)	150°C
Nominal Junction Temperature (Temperature at Ground Pad = 85°C, Input Power ( $P_{IN}$ ) = 27 dBm)	108°C
Electrostatic Discharge (ESD) Rating	
Human Body Model (HBM)	1000 V
Field Induced Charge Device Model (FICDM)	1250 V
Moisture Sensitivity Level (MSL) Rating	MSL3

Stresses at or above those listed under Absolute Maximum Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability.


### ESD CAUTION



#### ESD (electrostatic discharge) sensitive device.

Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

## PIN CONFIGURATION AND FUNCTION DESCRIPTIONS


**NOTES**

1. NIC = NOT INTERNALLY CONNECTED. THESE PINS ARE NOT CONNECTED INTERNALLY. HOWEVER, ALL DATA SHOWN HEREIN WAS MEASURED WITH THESE CONNECTED TO RF AND DC GROUND.
2. EXPOSED PAD. THE EXPOSED PAD MUST BE CONNECTED TO RF AND DC GROUND.

17199-002

Figure 2. Pin Configuration

**Table 3. Pin Function Descriptions**

Pin No.	Mnemonic	Description
1, 5 to 8, 10 to 14, and 18 to 24	NIC	Not Internally Connected. These pins are not connected internally. All data shown is measured with these pins connected to the RF and dc ground.
2, 4, 15, and 17	GND	Ground. These pins must be connected to the radio frequency (RF) and dc ground.
3	RFIN	RF Input. This pin is dc-coupled and matched to $50\ \Omega$ . Do not apply an external voltage to this pin.
9	$V_{FCTL}$	Center Frequency Control Voltage. This pin controls the $f_{CENTER}$ of the device.
16	RFOUT	RF Output. This pin is dc-coupled and matched to $50\ \Omega$ . Do not apply an external voltage to this pin.
	EPAD	Exposed Pad. The exposed pad must be connected to RF and dc ground.

### INTERFACE SCHEMATICS



Figure 3.  $V_{FCTL}$  Interface Schematic

Figure 5. RFIN Interface Schematic



Figure 4. GND Interface Schematic




Figure 6. RFOUT Interface Schematic

## TYPICAL PERFORMANCE CHARACTERISTICS




Figure 7. Broadband Insertion Loss vs. RF Frequency at Various Voltages




Figure 10. Broadband Return Loss vs. RF Frequency at Various Sxx and Voltages




Figure 8. Insertion Loss vs. RF Frequency at Various Voltages




Figure 11. Return Loss vs. RF Frequency at Various Sxx and Voltages




Figure 9. Minimum Insertion Loss vs. RF Frequency at Various Temperatures,  
 $V_{FCTL} = 7\text{ V}$










Figure 12. Return Loss vs. RF Frequency at Various Temperatures,  $V_{FCTL} = 7\text{ V}$

Figure 13.  $f_{\text{CENTER}}$  vs.  $V_{\text{FCTL}}$  at Various TemperaturesFigure 16. Minimum Insertion Loss vs.  $V_{\text{FCTL}}$  at Various TemperaturesFigure 14. 3 dB Bandwidth vs.  $V_{\text{FCTL}}$  at Various TemperaturesFigure 17. Maximum Return Loss in a 2 dB Bandwidth vs.  $V_{\text{FCTL}}$  at Various TemperaturesFigure 15. Low-Side Rejection Ratio vs.  $V_{\text{FCTL}}$  at Various TemperaturesFigure 18. High-Side Rejection Ratio vs.  $V_{\text{FCTL}}$  at Various Temperatures






Figure 19. Tuning Sensitivity vs.  $V_{FCTL}$  at Various Temperatures

Figure 22. Group Delay vs. RF Frequency at Various Voltages

Figure 20. Group Delay vs.  $V_{FCTL}$  at Various TemperaturesFigure 23. Input IP3 vs.  $V_{FCTL}$  at Various Temperatures,  $P_{IN} = 20 \text{ dBm}$ Figure 21. Residual Phase Noise vs. Offset Frequency at Various  $V_{FCTL}$  Voltages





Figure 24. Phase Shift vs. Input Power

Figure 25. Phase Sensitivity vs.  $V_{FCTL}$  Voltages

## THEORY OF OPERATION

The ADMV8420 is a MMIC band-pass filter that features a user-selectable pass band frequency. Varying the applied analog tuning voltage between 0 V and 15 V at  $V_{FCTL}$  varies the  $f_{CENTER}$  between 11.1 GHz and 19.6 GHz.

## APPLICATIONS INFORMATION

### TYPICAL APPLICATION CIRCUIT

Figure 26 shows the typical application circuit for the ADMV8420. The RFIN and RFOUT pins are dc-coupled and external voltage must not be applied. It is recommended to install 100 pF series capacitors (C1 and C2) on the RF traces to prevent any prestage or poststage interaction with the filter.

On the  $V_{FCTL}$  control port, the C3 decoupling capacitor is shown with 100 pF as the typical value. However, the selection of the C3 capacitor is determined based on the system design criteria for phase noise and tuning speed. That is, there is a baseband noise characteristic for a particular control voltage, which can translate into additive phase noise within the filter. Minimizing baseband noise on the control voltage can be done by capacitive means at the expense of voltage rise time, which impacts the tuning speed of the filter. Carefully consider the control voltage baseband noise and rise time performance to ensure that system performance metrics are met.




Figure 26. Typical Application Circuit

17199-026

## EVALUATION PRINTED CIRCUIT BOARD (PCB)

All RF traces are routed on Layer 1 (primary side). The remaining three layers are ground planes that provide a solid ground for RF transmission lines, as shown in Figure 27. The top dielectric material is Rogers 4350, which offers low loss performance. The prepreg material in Layer 2 attaches the Isola 370HR core layer to copper traces layers. Both the prepreg material and the Isola 370HR core layer achieve the required board finish thickness.




Figure 27. The Cross Sectional View of the [ADMV8420-EVALZ](#) PCB Layers

The circuit board in this application uses RF circuit design techniques. Signal lines must have  $50\ \Omega$  impedance. The package ground leads and exposed pad must connect directly to the ground plane (see Figure 27). A sufficient number of via holes connect the top and bottom ground planes. The evaluation circuit board shown in Figure 28 is available from Analog Devices, Inc. upon request.




Figure 28. Evaluation PCB Layout, Top View




Figure 29. ADMV8420-EVALZ Evaluation Board Schematic


17199-127

Table 4. Bill of Materials for the ADMV8420-EVALZ

Reference Designator	Description
J1 and J2	PCB mount, southwest 2.4 mm connector
J7 and GND	Test points
C2	Capacitor, 100 pF, 0402
C5	Capacitor, 1000 pF, 0603
C8	Capacitor, 4.7 µF, 3216
U1	ADMV8420
PCB <sup>1</sup>	08-051298 <sup>2</sup> evaluation PCB

<sup>1</sup> Circuit board material is Arlon 25FR or Rogers 25FR. Rogers 4350 is the laminate on top of Arlon 25FR or Rogers 25FR.<sup>2</sup> The raw, bare PCB identifier is 08-051298.

## OUTLINE DIMENSIONS



## ORDERING GUIDE

Model <sup>1</sup>	Temperature Range	Package Description	Package Option
ADMV8420ACPZ	–40°C to +85°C	24-Lead LFCSP	CP-24-15
ADMV8420ACPZ-R5	–40°C to +85°C	24-Lead LFCSP, 7" Tape and Reel	CP-24-15
ADMV8420-EVALZ		Evaluation Board	

<sup>1</sup> All models are RoHS-compliant parts.