


# Agenda







# Outline

Week	Topics	C Techniques	LAB
1	Introduction, C Compilation Process, Memory Layout	Preprocessor	STM32 Blink
2	Program Execution, Exceptions	Macros	Debug
3	I/O APIs, Peripherals	Built-in Functions	UARTI
4	Using STM32Cube, More about C	GCC Extensions	UART II, Timer
5	Software Development, Embedded System Design	container_of	OOP in C

# Syllabus



#### References

- Textbooks
  - The Definitive Guide to ARM Cortex-M3 and Cortex-M4 Processors
  - Mastering STM32 Second Edition
- Websites
  - Code Inside Out: <a href="https://www.codeinsideout.com/">https://www.codeinsideout.com/</a>
  - Memfault Interrupt: <a href="https://interrupt.memfault.com/">https://interrupt.memfault.com/</a>
- Open Courseware (Chinese)
  - Computer Architecture: <a href="https://ocw.nthu.edu.tw/ocw/index.php?page=course8cid=3058">https://ocw.nthu.edu.tw/ocw/index.php?page=course8cid=3058</a>
  - Operating Systems: <a href="https://ocw.nthu.edu.tw/ocw/index.php?page=course&cid=2958">https://ocw.nthu.edu.tw/ocw/index.php?page=course&cid=2958</a>

# Syllabus



#### Course Material

- Repository: <a href="https://github.com/QuantumSpawner/microcontroller-programming">https://github.com/QuantumSpawner/microcontroller-programming</a>
  - Syllabus
  - Slides
  - LAB code
- Google Drive:

https://drive.google.com/drive/folders/1oXb RW5tBzFfpt1J1HNARS3PcakvqrsZ?usp=drive link

- Slides
- Reference Books
- Recordings



# Introduction to Microcontrollers

References: Ch 1, The Definite Guide; Ch 1.1, Mastering STM32



#### Why Using Microcontrollers

- Simplicity
  - Easy to use
  - Simple communication protocols (c.f. computer USB, Ethernet, PCIe)
  - Self-contained (comes with built-in ROM and RAM)
- Low cost, low power
- High responsiveness
  - Microsecond response time (c.f. millisecond in typical computer)
- Abundant peripherals
  - Large number with many kinds (GPIO, UART, I2C, SPI, CAN, ...)
  - Analog IO (ADC, DAC)
- Established echosystems
  - Many devices are designed to be used with microcontrollers



#### Limitations of Microcontrollers

- Limited ROM and RAM
  - Typically ROM < 1M, RAM < 500K</p>
- Low computational power
  - Typically x10 slower in single threaded and x100 slower in multithread than computer ref. <a href="https://kreier.github.io/benchmark/CoreMark/">https://kreier.github.io/benchmark/CoreMark/</a>
- No MMU (memory management unit)
  - Key hardware for computer OS (Windows, Linux)
- Low expansion capabilities
  - SOC design means that nothing is upgradable
- Limited programming language support
  - Typically only in C (C++ heavily limited)




#### **Embedded Software Development**

- Knowing the features and limitations of embedded platforms
- NO OS support
  - Bare metal programming -> manage everything yourself
  - Implement low level functions for C standard library (write(), sbrk())
  - Embedded OS
- Different vendor, different hardware, different API
  - Hard to migrate -> Use hardware abstraction layer (HAL)
- Difficult to test
  - Result comes as "side effects"



#### Basic Knowledge


- What composes a computer?
  - Turing machine model -> CPU and memory
- What are CPU instructions?
  - Commands that CPU executes
- How a CPU works?
  - Fetch, decode, execute cycle
- What composes a CPU?
  - Control unit
  - Register file (bank)
  - Arithmetic logic unit (ALU)





#### Registers


- Cortex-M (ARM32)
- Load/store machine: only 2 types of instruction
  - Load/store
  - Operations on registers
- Store intermediate values in operations
- Store function arguments and return value





#### Special Purposed Registers

- Frame pointer (FP): R7, if used (typically), stores
   the start of the function frame
- Stack pointer (SP): the top of the stack
  - Shadowed (Banked), usually used by embedded OS to differentiate privileged and unprivileged stacks
- Link register (LR): return address of functions
- Program counter (PC): location of the next instruction






#### Exceptions

- Hardware: interrupt, software: fault
- Suspends current CPU execution and enters interrupt service routine (ISR), functions to handle exceptions
- Various types to represent different events
- Modern CPUs use isr\_vector to store entries to different ISR
  - Basically an array of function pointers that point to where the ISR functions are

Number	Exception type	<b>Priority</b> <sup>a</sup>	Function
1	Reset	-3	Reset
2	NMI	-2	Non-Maskable Interrupt
3	Hard Fault	-1	All classes of Fault, when the fault cannot activate because of priority or the Configurable Fault handler has been disabled.
4	Memory Management <sup>c</sup>	Configurable <sup>b</sup>	MPU mismatch, including access violation and no match. This is used even if the MPU is disabled or not present.
5	Bus Fault <sup>c</sup>	Configurable	Pre-fetch fault, memory access fault, and other address/memory related.
6	Usage Fault <sup>c</sup>	Configurable	Usage fault, such as Undefined instruction executed or illegal state transition attempt. $$
7	SecureFault <sup>d</sup>	Configurable	SecureFault is available when the CPU runs in <i>Secure state</i> . It is triggered by the various security checks that are performed. For example, when jumping from Non-secure code to an address in Secure code that is not marked as a valid entry point.
8-10	-	-	RESERVED
11	SVCall	Configurable	System service call with SVC instruction.
12	Debug Monitor <sup>c</sup>	Configurable	Debug monitor – for software based debug.
13	-	-	RESERVED
14	PendSV	Configurable	Pending request for system service.
15	SysTick	Configurable	System tick timer has fired.
16- [47/239/479] <sup>e</sup>	IRQ	Configurable	IRQ Input



#### Cortex-M Architecture




#### STM32 Architecture

STM32F1, form STM32F103 datasheet

#### Peripherals


- Memory-Mapped I/O (MMIO): CPU controls peripherals via reading and writing data to specific memory address called registers of the peripheral
- Those I/O are carried out by buses (AXI, AHB, etc.)





#### Peripherals

- Memory-Mapped I/O (MMIO): CPU controls peripherals via reading and writing data to specific memory address called registers of the peripheral
- Those I/O are carried out by buses (AXI, AHB, etc.)





# **Process**

References: Ch 2.4, *The Definite Guide*; Compilation Process, Code Inside Out (https://www.codeinsideout.com/blog/c-cpp/compilation/)




#### C Compilation

- Preprocessing

   (.c -> .i)
- 2. Compiling
- 3. Assembling
- 4. Linking

Using "-save-temps" flag in gcc to get all intermediate files from each stage





#### Refer to Code Inside Out

The following sections will use example from Code Inside Out
 (https://www.codeinsideout.com/blog/c-cpp/compilation/) to demonstrate C compilation process



#### Preprocessing

- Perform preprocessor directives
  - Things starts with "#", i.e. includes, defines, etc.
- Expand macros
- Remove comments
- Add some special markers to indicate where each line came from so that compiler could produce correct error messages



# Compiling

Convert source code into assembly



#### Assembling

- Convert assembly into object files in a formatted binary structure (e.g. ELF in Linux) that contains compiled machine code and a symbol table
- Symbols represents names and addresses associated with functions, variables and other identifiers
- Symbol tables can be inspected by objdump -t source.o



#### Linking

- Generate the final executable or library
- Links all object files by replacing the references to undefined symbols with the correct address from other object files or libraries
- STM32CubeIDE produces final symbol table file ".map" in Debug/



# C Technique 1:

Preprocessor

References: Preprocessor directives, Visual C++

(https://learn.microsoft.com/en-us/cpp/preprocessor/preprocessor-dire

ctives?view=msvc-170)

# Preprocessor



#### Preprocessor


- Preprocessor process "preprocessor directives" and expand macros, # (stringizing operator), and
   ## (token pasting operator) (more on these in the next week's C technique)
- Preprocessor directives include:
  - a. #define, #undef
  - b. #include
  - c. #if, #ifdef, #ifndef, #elif, #else and #endif
  - d. #error
  - e. #pragma (Pragmas Accepted by GCC: <a href="https://gcc.gnu.org/onlinedocs/gcc/Pragmas.html">https://gcc.gnu.org/onlinedocs/gcc/Pragmas.html</a>)
  - f. #line
- Use examples from GeeksForGeeks (<a href="https://www.geeksforgeeks.org/cc-preprocessors/">https://www.geeksforgeeks.org/cc-preprocessors/</a>)




# **Memory Layout**

References: Ch 6, The Definite Guide; Ch 20, Mastering STM32

## Memory Map (STMF103)








#### STM32 Bus Architecture

- STM32F1
  - STM32F103 reference manual
- Modified Harvard architecture
  - Separate instruction and data bus
  - Unified memory address (hence "modified")
  - C.f. Von Neumann (same bus for I and D)
  - Lower latency






#### Special Function Memory: Bit-Banding

 Map each bit of a given area of memory to a whole world in the bit-banding aliased region, allowing atomic access to such bit.


- Primarily used for peripherals
- Other special function memory
  - CIM (compute in memory)
  - Does addition/ multiplication





#### Little vs. Big Endiness


- Smallest byte stored in the smaller or bigger address
- Processor
  - o Intel: little
  - Motorola: big
  - ARM: selectable (typically little)
- Communication protocols
  - Network, I2C, SPI: big
  - UART: implementation dependant
- Be warily when programming!






#### Memory Alignment

- Word = length of address, i.e. a word = 4 bytes in 32-bit machines, half word = 2 bytes, etc.
- Aligned: data of 4 bytes must be at address divisible by 4. etc.
- Unaligned memory access are not allowed (Cortex-M0/1) or have performance penalty (Cortex-M3/M4/M7)
- Instructions and stack are also required to be aligned
- Compiler uses padding to keep members of structs aligned, structs are also aligned to word boundaries
  - i.e. struct s {bool b; int i;}; sizeof(struct s) == 8!!
- Compiler also enforce other alignment requirements but be warily when doing something low level e.g. allocating memory



#### Program in Memory (only applies to MCUs)

- Memory sections
  - .text: instructions
  - .data: initialized data
  - .bss (blocks started by symbols): uninitialized data
  - .rodata: const data and strings
- .isr\_vector:
  - Entry point for exceptions
  - After reset, MSP (0x00000000) is loaded to SP, Reset\_Handler (0x00000004) is loaded to PC to determine the initial stack and first instruction to execute





# Program in Memory (cont'd)

- During boot:
  - Data initialization : .data is copied from flash to SRAM
  - Zero initialization :.bss is set to all zeros
- Required by C, done by startup code (in assembly)

Language structure	Binary file section	Memory region at run-time	
Global un-initialized variables	.common	Data (SRAM)	
Global initialized variables	.data	Data (SRAM+Flash)	
Global static un-initialized variables	.bss	Data (SRAM)	
Global static initialized variables	.data	Data (SRAM+Flash)	
Local variables	<no section="" specific=""></no>	Stack or Heap (SRAM)	
Local static un-initialized variables	.bss	Data (SRAM)	
Local static initialized variables	.data	Data (SRAM+Flash)	
Const data types	.rodata	Code (Flash)	
Const strings	.rodata.1	Code (Flash)	
Routines	.text	Code (Flash)	



#### Linker script (.ld)

- Tells the linker about the memory layout of the system
  - Assign each symbol accordingly
- Reffer to \*\_FLASH.ld in STM32CubeIDE
- Defines symbols for startup code
  - \_sdata, \_edata: Marks the range of .data section in SRAM.



# LAB 1: STM32 Blink

References: Ch 2, Mastering STM32

# Blink



#### LAB Hardware

- NUCLEO-G474RE
  - STM32G474RE based on Cotrex-M4
  - o Built-in debugger
- USB micro to type A cable





#### Download STM32CubeIDE

- Link: <a href="https://www.st.com/en/development-tools/stm32cubeide.html">https://www.st.com/en/development-tools/stm32cubeide.html</a>
  - You have to register to ST account
- ST's toolchain
  - CubeMX
  - o CubelDE
  - CubeProgrammer
  - CubdMonitor





#### Blink

- Configure via CubeMX
  - Ref. STM32 Guide #2: Registers + HAL (Blink example) by Mitch Davis: <a href="https://www.youtube.com/watch?v=Hffw-m9fuxc">https://www.youtube.com/watch?v=Hffw-m9fuxc</a>
  - Save .ioc to generate code
- Add blink to main loop

```
HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
HAL_Delay(500);
```

- Compile and flash
- Blink!